Ignore:
Timestamp:
2008-06-14T10:29:58Z (17 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
eeaf667
Parents:
e25eca80
Message:

Add smc_coherence_block().

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/sparc64/include/barrier.h

    re25eca80 rd5087aa  
    5858        asm volatile ("membar #StoreStore\n" ::: "memory")
    5959
    60 static inline void flush(uintptr_t addr)
    61 {
    62         asm volatile ("flush %0\n" :: "r" (addr) : "memory");
    63 }
     60#define flush(a)                \
     61        asm volatile ("flush %0\n" :: "r" ((a)) : "memory")
    6462
    6563/** Flush Instruction Memory instruction. */
     
    9189}
    9290
     91#define FLUSH_INVAL_MIN         4
     92#define smc_coherence_block(a, l)                       \
     93{                                                       \
     94        unsigned long i;                                \
     95        write_barrier();                                \
     96        for (i = 0; i < (l); i += FLUSH_INVAL_MIN)      \
     97                flush((void *)(a) + i);                 \
     98}
     99
    93100#endif
    94101
Note: See TracChangeset for help on using the changeset viewer.