Changeset d5087aa in mainline for kernel/arch/sparc64/include/barrier.h
- Timestamp:
- 2008-06-14T10:29:58Z (17 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- eeaf667
- Parents:
- e25eca80
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc64/include/barrier.h
re25eca80 rd5087aa 58 58 asm volatile ("membar #StoreStore\n" ::: "memory") 59 59 60 static inline void flush(uintptr_t addr) 61 { 62 asm volatile ("flush %0\n" :: "r" (addr) : "memory"); 63 } 60 #define flush(a) \ 61 asm volatile ("flush %0\n" :: "r" ((a)) : "memory") 64 62 65 63 /** Flush Instruction Memory instruction. */ … … 91 89 } 92 90 91 #define FLUSH_INVAL_MIN 4 92 #define smc_coherence_block(a, l) \ 93 { \ 94 unsigned long i; \ 95 write_barrier(); \ 96 for (i = 0; i < (l); i += FLUSH_INVAL_MIN) \ 97 flush((void *)(a) + i); \ 98 } 99 93 100 #endif 94 101
Note:
See TracChangeset
for help on using the changeset viewer.