Changeset eb1d9c1 in mainline for kernel/arch/arm32/include/cp15.h


Ignore:
Timestamp:
2013-01-11T01:27:38Z (11 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
07d62a9
Parents:
7e87436
Message:

arm32, cp15: Fix write macro to actually generate writes.

Fixes fpu related undefined instruction kills on qemu bbxm.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/arm32/include/cp15.h

    r7e87436 reb1d9c1  
    5151static inline void name##_write(uint32_t val) \
    5252{ \
    53         asm volatile ( "mrc p15, "#opc1", %0, "#crn", "#crm", "#opc2"\n" :: "r" (val) ); \
     53        asm volatile ( "mcr p15, "#opc1", %0, "#crn", "#crm", "#opc2"\n" :: "r" (val) ); \
    5454}
    5555
Note: See TracChangeset for help on using the changeset viewer.