Changeset 1b20da0 in mainline for kernel/arch/ia64


Ignore:
Timestamp:
2018-02-28T17:52:03Z (7 years ago)
Author:
Jiří Zárevúcky <zarevucky.jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
3061bc1
Parents:
df6ded8
git-author:
Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:26:03)
git-committer:
Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:52:03)
Message:

style: Remove trailing whitespace on non-empty lines, in certain file types.

Command used: tools/srepl '\([^[:space:]]\)\s\+$' '\1' -- *.c *.h *.py *.sh *.s *.S *.ag

Location:
kernel/arch/ia64
Files:
22 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/ia64/include/arch/barrier.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64   
     29/** @addtogroup ia64
    3030 * @{
    3131 */
     
    5252
    5353#define fc_i(a)                 \
    54         asm volatile ("fc.i %0\n" :: "r" ((a)) : "memory") 
     54        asm volatile ("fc.i %0\n" :: "r" ((a)) : "memory")
    5555#define sync_i()                \
    5656        asm volatile (";; sync.i\n" ::: "memory")
  • kernel/arch/ia64/include/arch/context_struct.ag

    rdf6ded8 r1b20da0  
    1 # Copyright (c) 2014 Jakub Jermar 
     1# Copyright (c) 2014 Jakub Jermar
    22# All rights reserved.
    33#
  • kernel/arch/ia64/include/arch/drivers/it.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64   
     29/** @addtogroup ia64
    3030 * @{
    3131 */
  • kernel/arch/ia64/include/arch/drivers/kbd.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia6464 
     29/** @addtogroup ia6464
    3030 * @{
    3131 */
  • kernel/arch/ia64/include/arch/fpu_context.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64   
     29/** @addtogroup ia64
    3030 * @{
    3131 */
  • kernel/arch/ia64/include/arch/interrupt.h

    rdf6ded8 r1b20da0  
    5858#define INR_COUNT  256
    5959
    60 #define IVT_ITEMS  128 
     60#define IVT_ITEMS  128
    6161#define IVT_FIRST  0
    6262
  • kernel/arch/ia64/include/arch/istate_struct.ag

    rdf6ded8 r1b20da0  
    1 # Copyright (c) 2014 Jakub Jermar 
     1# Copyright (c) 2014 Jakub Jermar
    22# All rights reserved.
    33#
  • kernel/arch/ia64/include/arch/legacyio.h

    rdf6ded8 r1b20da0  
    4141
    4242/* Legacy I/O space - static uspace address, FIXME */
    43 #define LEGACYIO_USER_BASE      0x0001000000000000ULL 
     43#define LEGACYIO_USER_BASE      0x0001000000000000ULL
    4444
    4545#define LEGACYIO_PAGE_WIDTH             26      /* 64M */
  • kernel/arch/ia64/include/arch/mm/asid.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64mm 
     29/** @addtogroup ia64mm
    3030 * @{
    3131 */
     
    4848 * Number of ia64 RIDs (Region Identifiers) per kernel ASID.
    4949 * Note that some architectures may support more bits,
    50  * but those extra bits are not used by the kernel. 
     50 * but those extra bits are not used by the kernel.
    5151 */
    5252#define RIDS_PER_ASID           8
  • kernel/arch/ia64/include/arch/mm/vhpt.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64mm 
     29/** @addtogroup ia64mm
    3030 * @{
    3131 */
     
    4141uintptr_t vhpt_set_up(void);
    4242
    43 static inline vhpt_entry_t tlb_entry_t2vhpt_entry_t(tlb_entry_t tentry) 
     43static inline vhpt_entry_t tlb_entry_t2vhpt_entry_t(tlb_entry_t tentry)
    4444{
    4545        vhpt_entry_t ventry;
  • kernel/arch/ia64/include/arch/pal/pal.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64   
     29/** @addtogroup ia64
    3030 * @{
    3131 */
  • kernel/arch/ia64/include/arch/stack.h

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64   
     29/** @addtogroup ia64
    3030 * @{
    3131 */
  • kernel/arch/ia64/src/asm.S

    rdf6ded8 r1b20da0  
    6565        1:
    6666       
    67                 add r14 = r16, in1 
     67                add r14 = r16, in1
    6868                add r15 = r16, in0
    6969                adds r17 = 1, r17 ;;
     
    113113                add in0 = r14, in0
    114114                adds r15 = -1, r15
    115                 add r17 = r14, in1 
     115                add r17 = r14, in1
    116116                (p6) br.cond.dpnt 2b ;;
    117117                mov ar.lc = r15
  • kernel/arch/ia64/src/context.S

    rdf6ded8 r1b20da0  
    4444         */
    4545        flushrs
    46         mov loc4 = ar.bsp       
     46        mov loc4 = ar.bsp
    4747       
    4848        /*
     
    240240        ld8 loc6 = [loc15]      /* load ar.lc */
    241241       
    242         .auto   
     242        .auto
    243243
    244244        /*
     
    286286        ld8.fill r13 = [loc22] ;;
    287287
    288         /* 
     288        /*
    289289         * Restore branch registers
    290290         */
  • kernel/arch/ia64/src/fpu_context.c

    rdf6ded8 r1b20da0  
    2727 */
    2828
    29 /** @addtogroup ia64   
     29/** @addtogroup ia64
    3030 * @{
    3131 */
     
    7171                "stf.spill %[f60] = f60\n"
    7272                "stf.spill %[f61] = f61\n"
    73                 : 
     73                :
    7474                [f32] "=m" (fctx->fr[0]),
    7575                [f33] "=m" (fctx->fr[1]),
     
    102102                [f60] "=m" (fctx->fr[28]),
    103103                [f61] "=m" (fctx->fr[29])
    104         ); 
     104        );
    105105       
    106106        asm volatile (
     
    313313                [f60] "m" (fctx->fr[28]),
    314314                [f61] "m" (fctx->fr[29])
    315         ); 
     315        );
    316316       
    317317        asm volatile (
  • kernel/arch/ia64/src/ia64.c

    rdf6ded8 r1b20da0  
    114114        myeid = ia64_get_cpu_eid();
    115115
    116         for (i = 0; i < 16; i++) { 
     116        for (i = 0; i < 16; i++) {
    117117                if (i == 2)
    118118                        continue;        /* Disable Cascade interrupt */
     
    140140                irq_init(INR_COUNT, INR_COUNT);
    141141        }
    142         it_init();     
     142        it_init();
    143143}
    144144
  • kernel/arch/ia64/src/interrupt.c

    rdf6ded8 r1b20da0  
    320320            vector_to_string(EXC_INST_A_BIT_FAULT), true,
    321321            instruction_access_bit_fault);
    322         exc_register(EXC_DATA_A_BIT_FAULT, 
     322        exc_register(EXC_DATA_A_BIT_FAULT,
    323323            vector_to_string(EXC_DATA_A_BIT_FAULT), true,
    324324            data_access_bit_fault);
  • kernel/arch/ia64/src/ivt.S

    rdf6ded8 r1b20da0  
    4848
    4949/* Speculation vector handler */
    50 .macro SPECULATION_VECTOR_HANDLER vector 
     50.macro SPECULATION_VECTOR_HANDLER vector
    5151    .org ivt + \vector * 0x100
    5252
     
    111111        /* Set up FPU as in interrupted context. */
    112112        mov r24 = psr
    113         mov r25 = cr.ipsr 
     113        mov r25 = cr.ipsr
    114114        mov r26 = PSR_DFH_MASK
    115115        mov r27 = ~PSR_DFH_MASK ;;
     
    175175(p6)    st8 [r31] = r38, -STACK_ITEM_SIZE ;;    /* save in6 */
    176176(p6)    st8 [r31] = r37, -STACK_ITEM_SIZE ;;    /* save in5 */
    177 (p6)    st8 [r31] = r36, -STACK_ITEM_SIZE ;;    /* save in4 */ 
     177(p6)    st8 [r31] = r36, -STACK_ITEM_SIZE ;;    /* save in4 */
    178178(p6)    st8 [r31] = r35, -STACK_ITEM_SIZE ;;    /* save in3 */
    179179(p6)    st8 [r31] = r34, -STACK_ITEM_SIZE ;;    /* save in2 */
     
    182182(p5)    add r31 = -(7 * STACK_ITEM_SIZE), r31 ;;
    183183   
    184         st8 [r31] = r30, -STACK_ITEM_SIZE ;;    /* save old stack pointer */ 
     184        st8 [r31] = r30, -STACK_ITEM_SIZE ;;    /* save old stack pointer */
    185185       
    186186        st8 [r31] = r29, -STACK_ITEM_SIZE ;;    /* save predicate registers */
     
    250250        mov r24 = ar.rsc ;;
    251251        and r30 = ~3, r24 ;;
    252         or  r24 = r30 , r27 ;;     
     252        or  r24 = r30 , r27 ;;
    253253        mov ar.rsc = r24 ;;             /* place RSE in enforced lazy mode */
    254254
     
    264264
    265265        mov ar.pfs = r25                /* (step 6) */
    266         mov cr.ifs = r26       
     266        mov cr.ifs = r26
    267267
    268268        mov ar.rsc = r24                /* (step 7) */
    269269
    270270    /* 17. restore interruption state from memory stack */
    271         ld8 r28 = [r31], +STACK_ITEM_SIZE ;;    /* load cr.ifa */               
     271        ld8 r28 = [r31], +STACK_ITEM_SIZE ;;    /* load cr.ifa */
    272272        ld8 r27 = [r31], +STACK_ITEM_SIZE ;;    /* load cr.isr */
    273273        ld8 r26 = [r31], +STACK_ITEM_SIZE ;;    /* load cr.iipa */
     
    294294       
    295295    /* 19. return from interruption */
    296         ld8 r12 = [r31]                         /* load stack pointer */ 
     296        ld8 r12 = [r31]                         /* load stack pointer */
    297297        rfi ;;
    298298
     
    391391        stf.spill [r31] = f15, 8 * FLOAT_ITEM_SIZE ;;
    392392
    393         stf.spill [r24] = f16, 8 * FLOAT_ITEM_SIZE 
     393        stf.spill [r24] = f16, 8 * FLOAT_ITEM_SIZE
    394394        stf.spill [r25] = f17, 8 * FLOAT_ITEM_SIZE
    395395        stf.spill [r26] = f18, 8 * FLOAT_ITEM_SIZE
     
    503503        mov r24 = loc39
    504504        mov r25 = loc40
    505         mov r26 = loc41 
     505        mov r26 = loc41
    506506        mov r27 = loc42
    507507        mov r28 = loc43
     
    575575        HEAVYWEIGHT_HANDLER 0x5b
    576576        HEAVYWEIGHT_HANDLER 0x5c
    577         HEAVYWEIGHT_HANDLER 0x5d 
     577        HEAVYWEIGHT_HANDLER 0x5d
    578578        HEAVYWEIGHT_HANDLER 0x5e
    579579        HEAVYWEIGHT_HANDLER 0x5f
  • kernel/arch/ia64/src/mm/km.c

    rdf6ded8 r1b20da0  
    4040{
    4141        config.identity_base = KM_IA64_IDENTITY_START;
    42         config.identity_size = KM_IA64_IDENTITY_SIZE;   
     42        config.identity_size = KM_IA64_IDENTITY_SIZE;
    4343}
    4444
  • kernel/arch/ia64/src/mm/page.c

    rdf6ded8 r1b20da0  
    8585        }
    8686
    87 #ifdef CONFIG_VHPT     
     87#ifdef CONFIG_VHPT
    8888        vhpt_base = vhpt_set_up();
    8989#endif
     
    193193        srlz_d();
    194194
    195         return match;           
     195        return match;
    196196}
    197197
     
    247247        v->present.pl = (flags & PAGE_USER) ? PL_USER : PL_KERNEL;
    248248        v->present.ar = (flags & PAGE_WRITE) ? AR_WRITE : AR_READ;
    249         v->present.ar |= (flags & PAGE_EXEC) ? AR_EXECUTE : 0; 
     249        v->present.ar |= (flags & PAGE_EXEC) ? AR_EXECUTE : 0;
    250250        v->present.ppn = frame >> PPN_SHIFT;
    251251        v->present.ed = false;  /* exception not deffered */
  • kernel/arch/ia64/src/mm/tlb.c

    rdf6ded8 r1b20da0  
    593593                if (va < end_of_identity) {
    594594                        /*
    595                          * Create kernel identity mapping for low memory. 
     595                         * Create kernel identity mapping for low memory.
    596596                         */
    597597                        dtlb_kernel_mapping_insert(va, KA2PA(va), false, 0);
  • kernel/arch/ia64/src/start.S

    rdf6ded8 r1b20da0  
    122122        # (i.e. location of interruption vector table)
    123123        #
    124         movl r8 = ivt ;; 
     124        movl r8 = ivt ;;
    125125        mov cr.iva = r8
    126         srlz.d ;;       
     126        srlz.d ;;
    127127
    128128       
Note: See TracChangeset for help on using the changeset viewer.