Changeset 1b20da0 in mainline for kernel/arch/ia64/src/fpu_context.c
- Timestamp:
- 2018-02-28T17:52:03Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 3061bc1
- Parents:
- df6ded8
- git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:26:03)
- git-committer:
- Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:52:03)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia64/src/fpu_context.c
rdf6ded8 r1b20da0 27 27 */ 28 28 29 /** @addtogroup ia64 29 /** @addtogroup ia64 30 30 * @{ 31 31 */ … … 71 71 "stf.spill %[f60] = f60\n" 72 72 "stf.spill %[f61] = f61\n" 73 : 73 : 74 74 [f32] "=m" (fctx->fr[0]), 75 75 [f33] "=m" (fctx->fr[1]), … … 102 102 [f60] "=m" (fctx->fr[28]), 103 103 [f61] "=m" (fctx->fr[29]) 104 ); 104 ); 105 105 106 106 asm volatile ( … … 313 313 [f60] "m" (fctx->fr[28]), 314 314 [f61] "m" (fctx->fr[29]) 315 ); 315 ); 316 316 317 317 asm volatile (
Note:
See TracChangeset
for help on using the changeset viewer.