Changeset 1b109cb in mainline for arch/mips32/src/fpu_context.c
- Timestamp:
- 2006-03-20T13:39:56Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 9d3e185
- Parents:
- 8d25b44
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/mips32/src/fpu_context.c
r8d25b44 r1b109cb 37 37 #ifdef ARCH_HAS_FPU 38 38 cp0_status_write(cp0_status_read() & ~cp0_status_fpu_bit); 39 if (THREAD && THREAD->istate)40 THREAD->istate->status &= ~cp0_status_fpu_bit;41 39 #endif 42 40 } … … 46 44 #ifdef ARCH_HAS_FPU 47 45 cp0_status_write(cp0_status_read() | cp0_status_fpu_bit); 48 if (THREAD && THREAD->istate)49 THREAD->istate->status |= cp0_status_fpu_bit;50 46 #endif 51 47 }
Note:
See TracChangeset
for help on using the changeset viewer.