Changeset 1b109cb in mainline for arch/mips32/src/fpu_context.c


Ignore:
Timestamp:
2006-03-20T13:39:56Z (19 years ago)
Author:
Ondrej Palkovsky <ondrap@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
9d3e185
Parents:
8d25b44
Message:

Cleanup of mips

  • inline register reads
  • better fpu disable/enable - global settings is automatically propagated to task
  • fast syscall
File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/mips32/src/fpu_context.c

    r8d25b44 r1b109cb  
    3737#ifdef ARCH_HAS_FPU
    3838        cp0_status_write(cp0_status_read() & ~cp0_status_fpu_bit);
    39         if (THREAD && THREAD->istate)
    40                 THREAD->istate->status &= ~cp0_status_fpu_bit;
    4139#endif
    4240}
     
    4644#ifdef ARCH_HAS_FPU
    4745        cp0_status_write(cp0_status_read() | cp0_status_fpu_bit);
    48         if (THREAD && THREAD->istate)
    49                 THREAD->istate->status |= cp0_status_fpu_bit;
    5046#endif
    5147}
Note: See TracChangeset for help on using the changeset viewer.