Changeset 24241cf in mainline for arch/mips/src/interrupt.c
- Timestamp:
- 2005-09-10T17:30:56Z (20 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- a1493d9
- Parents:
- 9060bd1
- File:
-
- 1 edited
-
arch/mips/src/interrupt.c (modified) (1 diff)
Legend:
- Unmodified
- Added
- Removed
-
arch/mips/src/interrupt.c
r9060bd1 r24241cf 82 82 panic("unhandled interrupt %d\n", i); 83 83 break; 84 case 7: /* Timer Interrupt */85 cp0_compare_write(cp0_count_read() + cp0_compare_value); /* clear timer interrupt*/86 /* start counting over again */84 case TIMER_INTERRUPT: 85 /* clear timer interrupt & set new */ 86 cp0_compare_write(cp0_count_read() + cp0_compare_value); 87 87 clock(); 88 88 break;
Note:
See TracChangeset
for help on using the changeset viewer.
