Changeset 24241cf in mainline for arch/mips/src/interrupt.c


Ignore:
Timestamp:
2005-09-10T17:30:56Z (20 years ago)
Author:
Ondrej Palkovsky <ondrap@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
a1493d9
Parents:
9060bd1
Message:

Basic changes to boot it on SGI Indy.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/mips/src/interrupt.c

    r9060bd1 r24241cf  
    8282                                        panic("unhandled interrupt %d\n", i);
    8383                                        break;
    84                                 case 7: /* Timer Interrupt */
    85                                         cp0_compare_write(cp0_count_read() + cp0_compare_value); /* clear timer interrupt */
    86                                         /* start counting over again */
     84                                case TIMER_INTERRUPT:
     85                                        /* clear timer interrupt & set new */
     86                                        cp0_compare_write(cp0_count_read() + cp0_compare_value);
    8787                                        clock();
    8888                                        break;
Note: See TracChangeset for help on using the changeset viewer.