Opened 14 years ago
Last modified 4 years ago
#16 new enhancement
mips32 loaders need to maintain cache coherence
| Reported by: | Jakub Jermář | Owned by: | |
|---|---|---|---|
| Priority: | major | Milestone: | |
| Component: | helenos/boot/mips32 | Version: | mainline |
| Keywords: | Cc: | ||
| Blocker for: | Depends on: | ||
| See also: |
Description (last modified by )
The mips32 loader needs to establish cache coherence after it copies the kernel and other components around memory (corner case of self modifying code).
arm32 already does the right thing.
sparc64 already does the right thing.
ppc32 seems to flush something, but the issue still needs to be investigated/confirmed.
ia64, as of now, does not relocate neither the kernel nor the components so the caches are coherent.
Change History (4)
comment:1 Changed 12 years ago by
| Component: | → helenos/boot/mips32 |
|---|
comment:2 Changed 12 years ago by
| Type: | defect → enhancement |
|---|
comment:3 Changed 8 years ago by
| Description: | modified (diff) |
|---|---|
| Summary: | mips32 and arm32 loaders need to maintain cache coherence → mips32 loaders need to maintain cache coherence |
Note: See
TracTickets for help on using
tickets.
After the recent unification of the unpacking code, implementing this in boot loader is reduced to just implementing the clearing code and passing it to
extract_payload().