Changeset ab87db5 in mainline for uspace/drv/bus/usb/uhci/hc.c
- Timestamp:
- 2019-02-23T17:16:01Z (5 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 8c193d83, ca0e838
- Parents:
- bc417660 (diff), 95a47b0 (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2019-02-23 17:16:01)
- git-committer:
- GitHub <noreply@…> (2019-02-23 17:16:01)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/usb/uhci/hc.c
rbc417660 rab87db5 295 295 pio_write_32(®isters->flbaseadd, pa); 296 296 297 if ( CAP_HANDLE_VALID(instance->base.irq_handle)) {297 if (cap_handle_valid(instance->base.irq_handle)) { 298 298 /* Enable all interrupts, but resume interrupt */ 299 299 pio_write_16(&instance->registers->usbintr,
Note:
See TracChangeset
for help on using the changeset viewer.