Changeset ab87db5 in mainline for uspace/drv/bus/pci/pciintel/ctl.c
- Timestamp:
- 2019-02-23T17:16:01Z (5 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 8c193d83, ca0e838
- Parents:
- bc417660 (diff), 95a47b0 (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2019-02-23 17:16:01)
- git-committer:
- GitHub <noreply@…> (2019-02-23 17:16:01)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/pci/pciintel/ctl.c
rbc417660 rab87db5 65 65 async_get_call(&call); 66 66 67 if (! IPC_GET_IMETHOD(call))68 break; 69 70 switch ( IPC_GET_IMETHOD(call)) {67 if (!ipc_get_imethod(&call)) 68 break; 69 70 switch (ipc_get_imethod(&call)) { 71 71 case PCI_GET_DEVICES: 72 72 pci_ctl_get_devices_srv(bus, &call); … … 140 140 errno_t rc; 141 141 142 dev_handle = IPC_GET_ARG1(*icall);142 dev_handle = ipc_get_arg1(icall); 143 143 log_msg(LOG_DEFAULT, LVL_DEBUG, "pci_dev_get_info_srv(%zu)", 144 144 dev_handle);
Note:
See TracChangeset
for help on using the changeset viewer.