Changeset 9b2f69e in mainline for uspace/drv/bus/usb/xhci/rh.c


Ignore:
Timestamp:
2017-10-15T20:08:16Z (8 years ago)
Author:
Petr Manek <petr.manek@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
b7db009
Parents:
816f5f4
Message:

Setting up endpoint contexts (almost) properly. Boilerplate for interrupt transfers. Simplified TRB ring initialization.

File:
1 edited

Legend:

Unmodified
Added
Removed

  • uspace/drv/bus/usb/xhci/rh.c

    r816f5f4 r9b2f69e  
    120120        }
    121121
    122         err = xhci_trb_ring_init(ep_ring, hc);
     122        err = xhci_trb_ring_init(ep_ring);
    123123        if (err)
    124124                goto err_ring;
    … …  
    181181        xhci_dev->device = dev;
    182182        xhci_dev->slot_id = slot_id;
     183        xhci_dev->usb3 = speed->major == 3;
     184        xhci_dev->hc = hc;
    183185
    184186        // TODO: Save anything else?
Note: See TracChangeset for help on using the changeset viewer.