Changeset 965dc18 in mainline for kernel/arch/sparc64/src/start.S

Timestamp:

2008-12-05T19:59:03Z (15 years ago)

Author:

Jakub Jermar <jakub@…>

Branches:

lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export

Children:

49093a4

Parents:

0258e67

Message:

Merge sparc branch to trunk.

File:

• kernel/arch/sparc64/src/start.S (modified) (6 diffs)

kernel/arch/sparc64/src/start.S

@@ -28 +28 @@
 
 #include <arch/arch.h>
+#include <arch/cpu.h>
 #include <arch/regdef.h>
 #include <arch/boot/boot.h>
@@ -46 +47 @@
 
 #define BSP_FLAG        1
+
+/*
+ * 2^PHYSMEM_ADDR_SIZE is the size of the physical address space on
+ * a given processor.
+ */
+#if defined (US)
+    #define PHYSMEM_ADDR_SIZE   41
+#elif defined (US3)
+    #define PHYSMEM_ADDR_SIZE   43
+#endif
 
 /*
@@ -68 +79 @@
         andn %o0, %l0, %l6                      ! l6 <= start of physical memory
 
-        ! Get bits 40:13 of physmem_base.
+        ! Get bits (PHYSMEM_ADDR_SIZE - 1):13 of physmem_base.
         srlx %l6, 13, %l5
-        sllx %l5, 13 + (63 - 40), %l5
-        srlx %l5, 63 - 40, %l5                  ! l5 <= physmem_base[40:13]
+        
+        ! l5 <= physmem_base[(PHYSMEM_ADDR_SIZE - 1):13]
+        sllx %l5, 13 + (63 - (PHYSMEM_ADDR_SIZE - 1)), %l5
+        srlx %l5, 63 - (PHYSMEM_ADDR_SIZE - 1), %l5     
         
         /*
@@ -84 +97 @@
         wrpr %g0, NWINDOWS - 1, %cleanwin       ! prevent needless clean_window
                                                 ! traps for kernel
+                                                
+        wrpr %g0, 0, %wstate                    ! use default spill/fill trap
 
         wrpr %g0, 0, %tl                        ! TL = 0, primary context
@@ -245 +260 @@
         /*
          * Precompute kernel 8K TLB data template.
-         * %l5 contains starting physical address bits [40:13]
+         * %l5 contains starting physical address
+         * bits [(PHYSMEM_ADDR_SIZE - 1):13]
          */
         sethi %hi(kernel_8k_tlb_data_template), %l4
@@ -283 +299 @@
 
 
+1:
+#ifdef CONFIG_SMP
+        /*
+         * Determine the width of the MID and save its mask to %g3. The width
+         * is
+         *      * 5 for US and US-IIIi,
+         *      * 10 for US3 except US-IIIi.
+         */
+#if defined(US)
+        mov 0x1f, %g3
+#elif defined(US3)
+        mov 0x3ff, %g3
+        rdpr %ver, %g2
+        sllx %g2, 16, %g2
+        srlx %g2, 48, %g2
+        cmp %g2, IMPL_ULTRASPARCIII_I
+        move %xcc, 0x1f, %g3
+#endif
+
         /*
          * Read MID from the processor.
          */
-1:
-        ldxa [%g0] ASI_UPA_CONFIG, %g1
-        srlx %g1, UPA_CONFIG_MID_SHIFT, %g1
-        and %g1, UPA_CONFIG_MID_MASK, %g1
-
-#ifdef CONFIG_SMP
+        ldxa [%g0] ASI_ICBUS_CONFIG, %g1
+        srlx %g1, ICBUS_CONFIG_MID_SHIFT, %g1
+        and %g1, %g3, %g1
+
         /*
          * Active loop for APs until the BSP picks them up. A processor cannot