Changeset 90782c36 in mainline for uspace/drv/nic/rtl8169/defs.h
- Timestamp:
- 2014-05-21T19:36:59Z (11 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- f1ac202
- Parents:
- fef725d
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/nic/rtl8169/defs.h
rfef725d r90782c36 87 87 WAKEUP3LD = 0xa4, /**< Power Management Wakeup frame3 low dword, 8b */ 88 88 WAKEUP3HD = 0xac, /**< Power Management Wakeup frame3 high dword, 8b */ 89 WAKEUP 2LD = 0xb4, /**< Power Management Wakeup frame4 low dword, 8b */90 WAKEUP 2HD = 0xbc, /**< Power Management Wakeup frame4 high dword, 8b */89 WAKEUP4LD = 0xb4, /**< Power Management Wakeup frame4 low dword, 8b */ 90 WAKEUP4HD = 0xbc, /**< Power Management Wakeup frame4 high dword, 8b */ 91 91 CRC0 = 0xc4, /**< 16-bit CRC of wakeup frame 0, 2b */ 92 92 CRC1 = 0xc6, /**< 16-bit CRC of wakeup frame 1, 2b */ … … 132 132 CONFIG2_PCICLKF_SHIFT = 0, 133 133 CONFIG2_PCICLKF_SIZE = 2 134 } '134 }; 135 135 136 136 enum rtl8169_config3 { … … 240 240 ANAR_10_FD = (1 << 6), /**< 10BASE_T full duplex */ 241 241 ANAR_10_HD = (1 << 5), /**< 10BASE_T half duplex */ 242 ANAR_SELECTOR = 0x1. /**< Selector */ 242 ANAR_SELECTOR = 0x1, /**< Selector */ 243 }; 244 245 enum rtl8169_phystatus { 246 PHYSTATUS_TBIEN = (1 << 7), /**< TBI enabled */ 247 PHYSTATUS_TXFLOW = (1 << 6), /**< TX flow control enabled */ 248 PHYSTATUS_RXFLOW = (1 << 5), /**< RX flow control enabled */ 249 PHYSTATUS_1000M = (1 << 4), /**< Link speed is 1000Mbit/s */ 250 PHYSTATUS_100M = (1 << 3), /**< Link speed is 100Mbit/s */ 251 PHYSTATUS_10M = (1 << 2), /**< Link speed is 10Mbit/s */ 252 PHYSTATUS_LINK = (1 << 1), /**< Link up */ 253 PHYSTATUS_FDX = (1 << 0), /**< Link is full duplex */ 243 254 }; 244 255
Note:
See TracChangeset
for help on using the changeset viewer.