Changeset 7c3fb9b in mainline for uspace/drv/audio/sb16/sb16.c


Ignore:
Timestamp:
2018-05-17T08:29:01Z (6 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
6ff23ff
Parents:
fac0ac7
git-author:
Jiri Svoboda <jiri@…> (2018-05-16 17:28:17)
git-committer:
Jiri Svoboda <jiri@…> (2018-05-17 08:29:01)
Message:

Fix block comment formatting (ccheck).

File:
1 edited

Legend:

Unmodified
Added
Removed
  • uspace/drv/audio/sb16/sb16.c

    rfac0ac7 r7c3fb9b  
    4949};
    5050
    51 /* ISA interrupts should be edge-triggered so there should be no need for
    52  * irq code magic, but we still need to ack those interrupts ASAP. */
     51/*
     52 * ISA interrupts should be edge-triggered so there should be no need for
     53 * irq code magic, but we still need to ack those interrupts ASAP.
     54 */
    5355static const irq_cmd_t irq_cmds[] = {
    5456        { .cmd = CMD_PIO_READ_8, .dstarg = 1 }, /* Address patched at runtime */
     
    192194{
    193195        assert(sb);
    194         /* The acknowledgment of interrupts on DSP version 4.xx is different;
     196        /*
     197         * The acknowledgment of interrupts on DSP version 4.xx is different;
    195198         * It can contain MPU-401 indicator and DMA16 transfers are acked
    196          * differently */
     199         * differently
     200         */
    197201        if (sb->dsp.version.major >= 4) {
    198202                pio_write_8(&sb->regs->mixer_address, MIXER_IRQ_STATUS_ADDRESS);
Note: See TracChangeset for help on using the changeset viewer.