Changeset 346b12a2 in mainline for kernel/arch/mips32/src/mm/tlb.c
- Timestamp:
- 2016-08-31T17:51:04Z (8 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- fb63c06
- Parents:
- 38dc82d
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/mips32/src/mm/tlb.c
r38dc82d r346b12a2 111 111 pte.cacheable, pte.pfn); 112 112 113 page_mapping_update(AS, badvaddr, true, &pte); 114 113 115 /* 114 116 * New entry is to be inserted into TLB … … 176 178 tlb_prepare_entry_lo(&lo, pte.g, pte.p, pte.d, 177 179 pte.cacheable, pte.pfn); 180 181 page_mapping_update(AS, badvaddr, true, &pte); 178 182 179 183 /* … … 239 243 tlb_prepare_entry_lo(&lo, pte.g, pte.p, pte.w, 240 244 pte.cacheable, pte.pfn); 245 246 page_mapping_update(AS, badvaddr, true, &pte); 241 247 242 248 /*
Note:
See TracChangeset
for help on using the changeset viewer.