Changeset 32e8cd1 in mainline for kernel/arch/sparc32/include/arch/exception.h
- Timestamp:
- 2013-12-28T17:16:44Z (10 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- c1023bcb
- Parents:
- f6f22cdb
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc32/include/arch/exception.h
rf6f22cdb r32e8cd1 38 38 #define KERN_sparc32_EXCEPTION_H_ 39 39 40 #define TT_INSTRUCTION_ACCESS_EXCEPTION 41 #define TT_I NSTRUCTION_ACCESS_MMU_MISS 0x3c42 #define TT_ INSTRUCTION_ACCESS_ERROR 0x2143 #define TT_ ILLEGAL_INSTRUCTION 0x0244 #define TT_ PRIVILEGED_INSTRUCTION 0x0345 #define TT_ FP_DISABLED 0x0846 #define TT_ DIVISION_BY_ZERO 0x2a47 #define TT_DATA_ACCESS_E XCEPTION 0x0948 #define TT_D ATA_ACCESS_MMU_MISS 0x2c49 #define TT_DATA_ACCESS_ ERROR 0x2950 #define TT_ MEM_ADDRESS_NOT_ALIGNED 0x0740 #define TT_INSTRUCTION_ACCESS_EXCEPTION 0x01 41 #define TT_ILLEGAL_INSTRUCTION 0x02 42 #define TT_PRIVILEGED_INSTRUCTION 0x03 43 #define TT_MEM_ADDRESS_NOT_ALIGNED 0x07 44 #define TT_FP_DISABLED 0x08 45 #define TT_DATA_ACCESS_EXCEPTION 0x09 46 #define TT_INSTRUCTION_ACCESS_ERROR 0x21 47 #define TT_DATA_ACCESS_ERROR 0x29 48 #define TT_DIVISION_BY_ZERO 0x2a 49 #define TT_DATA_ACCESS_MMU_MISS 0x2c 50 #define TT_INSTRUCTION_ACCESS_MMU_MISS 0x3c 51 51 52 52 #ifndef __ASM__ 53 53 54 /*#include <arch/interrupt.h>*/ 54 extern void instruction_access_exception(int, istate_t *); 55 extern void instruction_access_error(int, istate_t *); 56 extern void illegal_instruction(int, istate_t *); 57 extern void privileged_instruction(int, istate_t *); 58 extern void fp_disabled(int, istate_t *); 59 extern void fp_exception(int, istate_t *); 60 extern void tag_overflow(int, istate_t *); 61 extern void division_by_zero(int, istate_t *); 62 extern void data_access_exception(int, istate_t *); 63 extern void data_access_error(int, istate_t *); 64 extern void data_access_mmu_miss(int, istate_t *); 65 extern void data_store_error(int, istate_t *); 66 extern void mem_address_not_aligned(int, istate_t *); 55 67 56 extern void instruction_access_exception(int n, istate_t *istate); 57 extern void instruction_access_error(int n, istate_t *istate); 58 extern void illegal_instruction(int n, istate_t *istate); 59 extern void privileged_instruction(int n, istate_t *istate); 60 extern void fp_disabled(int n, istate_t *istate); 61 extern void fp_exception(int n, istate_t *istate); 62 extern void tag_overflow(int n, istate_t *istate); 63 extern void division_by_zero(int n, istate_t *istate); 64 extern void data_access_exception(int n, istate_t *istate); 65 extern void data_access_error(int n, istate_t *istate); 66 extern void data_access_mmu_miss(int n, istate_t *istate); 67 extern void data_store_error(int n, istate_t *istate); 68 extern void mem_address_not_aligned(int n, istate_t *istate); 69 extern sysarg_t syscall(sysarg_t a1, sysarg_t a2, sysarg_t a3, sysarg_t a4, sysarg_t a5, sysarg_t a6, sysarg_t id); 70 extern void irq_exception(unsigned int nr, istate_t *istate); 68 extern sysarg_t syscall(sysarg_t, sysarg_t, sysarg_t, sysarg_t, sysarg_t, 69 sysarg_t, sysarg_t); 70 extern void irq_exception(unsigned int, istate_t *); 71 71 72 72 #endif /* !__ASM__ */
Note:
See TracChangeset
for help on using the changeset viewer.