Changeset ffe276f in mainline for kernel/arch/ppc32/include
- Timestamp:
- 2010-05-22T22:56:00Z (15 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- c555155
- Parents:
- 86a3f89b
- Location:
- kernel/arch/ppc32/include
- Files:
-
- 1 deleted
- 4 edited
-
asm.h (modified) (1 diff)
-
asm/regname.h (modified) (1 diff)
-
drivers/pic.h (modified) (1 diff)
-
exception.h (modified) (3 diffs)
-
regutils.h (deleted)
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ppc32/include/asm.h
r86a3f89b rffe276f 60 60 } 61 61 62 static inline uint32_t msr_read(void) 63 { 64 uint32_t msr; 65 66 asm volatile ( 67 "mfmsr %[msr]\n" 68 : [msr] "=r" (msr) 69 ); 70 71 return msr; 72 } 73 74 static inline void msr_write(uint32_t msr) 75 { 76 asm volatile ( 77 "mtmsr %[msr]\n" 78 :: [msr] "r" (msr) 79 ); 80 } 81 62 82 /** Enable interrupts. 63 83 * -
kernel/arch/ppc32/include/asm/regname.h
r86a3f89b rffe276f 217 217 #define hid0 1008 218 218 219 /* MSR bits */220 #define msr_dr (1 << 4)221 #define msr_ir (1 << 5)222 #define msr_pr (1 << 14)223 #define msr_ee (1 << 15)224 225 /* HID0 bits */226 #define hid0_sten (1 << 24)227 #define hid0_ice (1 << 15)228 #define hid0_dce (1 << 14)229 #define hid0_icfi (1 << 11)230 #define hid0_dci (1 << 10)231 232 219 #endif 233 220 -
kernel/arch/ppc32/include/drivers/pic.h
r86a3f89b rffe276f 39 39 #include <ddi/irq.h> 40 40 41 #define PIC_PENDING_LOW 842 #define PIC_PENDING_HIGH 443 #define PIC_MASK_LOW 944 #define PIC_MASK_HIGH 545 #define PIC_ACK_LOW 1046 #define PIC_ACK_HIGH 641 #define PIC_PENDING_LOW 8 42 #define PIC_PENDING_HIGH 4 43 #define PIC_MASK_LOW 9 44 #define PIC_MASK_HIGH 5 45 #define PIC_ACK_LOW 10 46 #define PIC_ACK_HIGH 6 47 47 48 extern void pic_init(uintptr_t base, size_t size, cir_t *cir, void **cir_arg);49 extern void pic_enable_interrupt(inr_t intnum);50 extern void pic_disable_interrupt(inr_t intnum);51 extern void pic_ack_interrupt(void * arg, inr_t intnum);52 extern int pic_get_pending(void);48 extern void pic_init(uintptr_t, size_t, cir_t *, void **); 49 extern void pic_enable_interrupt(inr_t); 50 extern void pic_disable_interrupt(inr_t); 51 extern void pic_ack_interrupt(void *, inr_t); 52 extern uint8_t pic_get_pending(void); 53 53 54 54 #endif -
kernel/arch/ppc32/include/exception.h
r86a3f89b rffe276f 27 27 */ 28 28 29 /** @addtogroup ppc32 29 /** @addtogroup ppc32 30 30 * @{ 31 31 */ … … 37 37 38 38 #include <typedefs.h> 39 #include <arch/ regutils.h>39 #include <arch/cpu.h> 40 40 41 41 typedef struct istate { … … 86 86 } 87 87 88 /** Return true if exception happened while in userspace */ 88 /** Return true if exception happened while in userspace 89 * 90 * The contexts of MSR register was stored in SRR1. 91 * 92 */ 89 93 static inline int istate_from_uspace(istate_t *istate) 90 94 { 91 /* true if privilege level PR (copied from MSR) == 1 */92 95 return (istate->srr1 & MSR_PR) != 0; 93 96 }
Note:
See TracChangeset
for help on using the changeset viewer.
