Changeset e7b7be3f in mainline for kernel/arch/ia32/include/barrier.h


Ignore:
Timestamp:
2007-01-22T13:10:08Z (18 years ago)
Author:
Martin Decky <martin@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
0f3fc9b
Parents:
62c63fc
Message:

asm volatile → asm volatile

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/ia32/include/barrier.h

    r62c63fc re7b7be3f  
    4747 */
    4848
    49 #define CS_ENTER_BARRIER()      __asm__ volatile ("" ::: "memory")
    50 #define CS_LEAVE_BARRIER()      __asm__ volatile ("" ::: "memory")
     49#define CS_ENTER_BARRIER()      asm volatile ("" ::: "memory")
     50#define CS_LEAVE_BARRIER()      asm volatile ("" ::: "memory")
    5151
    5252static inline void cpuid_serialization(void)
    5353{
    54         __asm__ volatile (
     54        asm volatile (
    5555                "xorl %%eax, %%eax\n"
    5656                "cpuid\n"
     
    6060
    6161#ifdef CONFIG_FENCES_P4
    62 #       define memory_barrier()         __asm__ volatile ("mfence\n" ::: "memory")
    63 #       define read_barrier()           __asm__ volatile ("lfence\n" ::: "memory")
     62#       define memory_barrier()         asm volatile ("mfence\n" ::: "memory")
     63#       define read_barrier()           asm volatile ("lfence\n" ::: "memory")
    6464#       ifdef CONFIG_WEAK_MEMORY
    65 #               define write_barrier()  __asm__ volatile ("sfence\n" ::: "memory")
     65#               define write_barrier()  asm volatile ("sfence\n" ::: "memory")
    6666#       else
    67 #               define write_barrier()  __asm__ volatile( "" ::: "memory");
     67#               define write_barrier()  asm volatile( "" ::: "memory");
    6868#       endif
    6969#elif CONFIG_FENCES_P3
     
    7171#       define read_barrier()           cpuid_serialization()
    7272#       ifdef CONFIG_WEAK_MEMORY
    73 #               define write_barrier()  __asm__ volatile ("sfence\n" ::: "memory")
     73#               define write_barrier()  asm volatile ("sfence\n" ::: "memory")
    7474#       else
    75 #               define write_barrier()  __asm__ volatile( "" ::: "memory");
     75#               define write_barrier()  asm volatile( "" ::: "memory");
    7676#       endif
    7777#else
     
    8181#               define write_barrier()  cpuid_serialization()
    8282#       else
    83 #               define write_barrier()  __asm__ volatile( "" ::: "memory");
     83#               define write_barrier()  asm volatile( "" ::: "memory");
    8484#       endif
    8585#endif
Note: See TracChangeset for help on using the changeset viewer.