Changeset b9b103d3 in mainline for arch/ia32/include/barrier.h


Ignore:
Timestamp:
2005-10-27T15:53:40Z (20 years ago)
Author:
Martin Decky <martin@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
39cb79a
Parents:
807d2d4
Message:

Enable/disable CPU memory barriers at compile time

File:
1 edited

Legend:

Unmodified
Added
Removed

  • arch/ia32/include/barrier.h

    r807d2d4 rb9b103d3  
    4444#define CS_LEAVE_BARRIER()      __asm__ volatile ("" ::: "memory")
    4545
     46#ifdef __STRONG_ORDERING__
     47
     48#define memory_barrier()
     49#define read_barrier()
     50#define write_barrier()
     51
     52#else
     53
    4654#define memory_barrier()        __asm__ volatile ("mfence\n" ::: "memory")
    4755#define read_barrier()          __asm__ volatile ("sfence\n" ::: "memory")
    … …  
    4957
    5058#endif
     59
     60#endif
Note: See TracChangeset for help on using the changeset viewer.