Changeset b49f4ae in mainline for arch/amd64/src/fpu_context.c


Ignore:
Timestamp:
2005-09-06T09:56:26Z (20 years ago)
Author:
Ondrej Palkovsky <ondrap@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
50a4e25
Parents:
a5d1331
Message:

Added architecture independent hooks for fpu lazy context switching.
It is enabled by defining FPU_LAZY

File:
1 edited

Legend:

Unmodified
Added
Removed

  • arch/amd64/src/fpu_context.c

    ra5d1331 rb49f4ae  
    3434void fpu_context_save(fpu_context_t *fctx)
    3535{
    36 }
    37 
    38 void fpu_context_restore(fpu_context_t *fctx)
    39 {
    40         if(THREAD==CPU->fpu_owner)
    41                 reset_TS_flag();
    42         else
    43                 set_TS_flag();
    44 }
    45 
    46 
    47 void fpu_lazy_context_save(fpu_context_t *fctx)
    48 {
    49         /* TODO: We need malloc that allocates on 16-byte boundary !! */
     36        /* Align on 16-byte boundary */
    5037        if (((__u64)fctx) & 0xf)
    5138                fctx = (fpu_context_t *)((((__u64)fctx) | 0xf) + 1);
    … …  
    5744}
    5845
    59 void fpu_lazy_context_restore(fpu_context_t *fctx)
     46void fpu_context_restore(fpu_context_t *fctx)
    6047{
    6148        /* TODO: We need malloc that allocates on 16-byte boundary !! */
Note: See TracChangeset for help on using the changeset viewer.