Changeset a35b458 in mainline for kernel/arch/sparc64/src/trap/sun4u/interrupt.c
- Timestamp:
- 2018-03-02T20:10:49Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- f1380b7
- Parents:
- 3061bc1
- git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:38:31)
- git-committer:
- Jiří Zárevúcky <zarevucky.jiri@…> (2018-03-02 20:10:49)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/sparc64/src/trap/sun4u/interrupt.c
r3061bc1 ra35b458 58 58 if (status & (!INTR_DISPATCH_STATUS_BUSY)) 59 59 panic("Interrupt Dispatch Status busy bit not set\n"); 60 60 61 61 uint64_t intrcv = asi_u64_read(ASI_INTR_RECEIVE, 0); 62 62 #if defined (US) … … 65 65 uint64_t data0 = asi_u64_read(ASI_INTR_R, VA_INTR_R_DATA_0); 66 66 #endif 67 67 68 68 irq_t *irq = irq_dispatch_and_lock(data0); 69 69 if (irq) { … … 72 72 */ 73 73 irq->handler(irq); 74 74 75 75 /* 76 76 * See if there is a clear-interrupt-routine and call it. … … 78 78 if (irq->cir) 79 79 irq->cir(irq->cir_arg, irq->inr); 80 80 81 81 irq_spinlock_unlock(&irq->lock, false); 82 82 } else if (data0 > config.base) { … … 103 103 #endif 104 104 } 105 105 106 106 membar(); 107 107 asi_u64_write(ASI_INTR_RECEIVE, 0, 0);
Note:
See TracChangeset
for help on using the changeset viewer.