Changeset a35b458 in mainline for boot/arch/mips32/src/boot.S


Ignore:
Timestamp:
2018-03-02T20:10:49Z (7 years ago)
Author:
Jiří Zárevúcky <zarevucky.jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
f1380b7
Parents:
3061bc1
git-author:
Jiří Zárevúcky <zarevucky.jiri@…> (2018-02-28 17:38:31)
git-committer:
Jiří Zárevúcky <zarevucky.jiri@…> (2018-03-02 20:10:49)
Message:

style: Remove trailing whitespace on _all_ lines, including empty ones, for particular file types.

Command used: tools/srepl '\s\+$' '' -- *.c *.h *.py *.sh *.s *.S *.ag

Currently, whitespace on empty lines is very inconsistent.
There are two basic choices: Either remove the whitespace, or keep empty lines
indented to the level of surrounding code. The former is AFAICT more common,
and also much easier to do automatically.

Alternatively, we could write script for automatic indentation, and use that
instead. However, if such a script exists, it's possible to use the indented
style locally, by having the editor apply relevant conversions on load/save,
without affecting remote repository. IMO, it makes more sense to adopt
the simpler rule.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • boot/arch/mips32/src/boot.S

    r3061bc1 ra35b458  
    3838.global start
    3939start:
    40        
     40
    4141        /* Setup CPU map (on msim this code
    4242           is executed in parallel on all CPUs,
    4343           but it not an issue) */
    4444        la $a0, CPUMAP
    45        
     45
    4646        sw $zero, 0($a0)
    4747        sw $zero, 4($a0)
    4848        sw $zero, 8($a0)
    4949        sw $zero, 12($a0)
    50        
     50
    5151        sw $zero, 16($a0)
    5252        sw $zero, 20($a0)
    5353        sw $zero, 24($a0)
    5454        sw $zero, 28($a0)
    55        
     55
    5656        sw $zero, 32($a0)
    5757        sw $zero, 36($a0)
    5858        sw $zero, 40($a0)
    5959        sw $zero, 44($a0)
    60        
     60
    6161        sw $zero, 48($a0)
    6262        sw $zero, 52($a0)
    6363        sw $zero, 56($a0)
    6464        sw $zero, 60($a0)
    65        
     65
    6666        sw $zero, 64($a0)
    6767        sw $zero, 68($a0)
    6868        sw $zero, 72($a0)
    6969        sw $zero, 76($a0)
    70        
     70
    7171        sw $zero, 80($a0)
    7272        sw $zero, 84($a0)
    7373        sw $zero, 88($a0)
    7474        sw $zero, 92($a0)
    75        
     75
    7676        sw $zero, 96($a0)
    7777        sw $zero, 100($a0)
    7878        sw $zero, 104($a0)
    7979        sw $zero, 108($a0)
    80        
     80
    8181        sw $zero, 112($a0)
    8282        sw $zero, 116($a0)
    8383        sw $zero, 120($a0)
    8484        sw $zero, 124($a0)
    85        
     85
    8686        lui $a1, 1
    87        
     87
    8888#ifdef MACHINE_msim
    89        
     89
    9090        /* Read dorder value */
    9191        la $k0, MSIM_DORDER_ADDRESS
    9292        lw $k1, ($k0)
    93        
     93
    9494        /* If we are not running on BSP
    9595           then end in an infinite loop  */
    9696        beq $k1, $zero, bsp
    9797        nop
    98        
     98
    9999        /* Record CPU presence */
    100100        sll $a2, $k1, 2
    101101        addu $a2, $a2, $a0
    102102        sw $a1, ($a2)
    103        
     103
    104104        loop:
    105105                j loop
    106106                nop
    107        
     107
    108108#endif
    109        
     109
    110110        bsp:
    111111                /* Record CPU presence */
    112112                sw $a1, ($a0)
    113                
     113
    114114                /* Setup initial stack */
    115115                la $sp, INITIAL_STACK
    116                
     116
    117117                j bootstrap
    118118                nop
Note: See TracChangeset for help on using the changeset viewer.