Changeset 9ad03fe in mainline for arch/ia64/src/proc/scheduler.c


Ignore:
Timestamp:
2006-03-01T12:58:13Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
03427d0
Parents:
a0d74fd
Message:

ia64 work.
More capable TLB miss handlers.
The ia64 kernel now passes mm/mapping1 test.

Fix generic hash table to properly initialize lists.

Change page_ht() to properly initialize inserted PTE's.
Change format of generic page hash table PTE's.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/ia64/src/proc/scheduler.c

    ra0d74fd r9ad03fe  
    4747                 * If not, fill respective tranlsation register.
    4848                 */
    49                  dtlb_mapping_insert((__address) THREAD->kstack, KA2PA(THREAD->kstack), true, DTR_KSTACK);
     49                 dtlb_kernel_mapping_insert((__address) THREAD->kstack, KA2PA(THREAD->kstack), true, DTR_KSTACK);
    5050        }
    5151}
Note: See TracChangeset for help on using the changeset viewer.