Changeset 98000fb in mainline for kernel/arch/ia64/src
- Timestamp:
- 2009-06-03T19:34:45Z (16 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 301ff30
- Parents:
- 69e68e3
- Location:
- kernel/arch/ia64/src/mm
- Files:
-
- 3 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia64/src/mm/page.c
r69e68e3 r98000fb 132 132 { 133 133 region_register rr_save, rr; 134 index_t vrn;134 size_t vrn; 135 135 rid_t rid; 136 136 vhpt_entry_t *v; … … 177 177 { 178 178 region_register rr_save, rr; 179 index_t vrn;179 size_t vrn; 180 180 rid_t rid; 181 181 bool match; … … 224 224 { 225 225 region_register rr_save, rr; 226 index_t vrn;226 size_t vrn; 227 227 rid_t rid; 228 228 uint64_t tag; -
kernel/arch/ia64/src/mm/tlb.c
r69e68e3 r98000fb 101 101 102 102 103 void tlb_invalidate_pages(asid_t asid, uintptr_t page, count_t cnt)103 void tlb_invalidate_pages(asid_t asid, uintptr_t page, size_t cnt) 104 104 { 105 105 region_register rr; … … 268 268 */ 269 269 void 270 itr_mapping_insert(uintptr_t va, asid_t asid, tlb_entry_t entry, index_t tr)270 itr_mapping_insert(uintptr_t va, asid_t asid, tlb_entry_t entry, size_t tr) 271 271 { 272 272 tr_mapping_insert(va, asid, entry, false, tr); … … 282 282 */ 283 283 void 284 dtr_mapping_insert(uintptr_t va, asid_t asid, tlb_entry_t entry, index_t tr)284 dtr_mapping_insert(uintptr_t va, asid_t asid, tlb_entry_t entry, size_t tr) 285 285 { 286 286 tr_mapping_insert(va, asid, entry, true, tr); … … 299 299 void 300 300 tr_mapping_insert(uintptr_t va, asid_t asid, tlb_entry_t entry, bool dtr, 301 index_t tr)301 size_t tr) 302 302 { 303 303 region_register rr; … … 354 354 void 355 355 dtlb_kernel_mapping_insert(uintptr_t page, uintptr_t frame, bool dtr, 356 index_t tr)356 size_t tr) 357 357 { 358 358 tlb_entry_t entry; … … 383 383 * @param width Width of the purge in bits. 384 384 */ 385 void dtr_purge(uintptr_t page, count_t width)385 void dtr_purge(uintptr_t page, size_t width) 386 386 { 387 387 asm volatile ("ptr.d %0, %1\n" : : "r" (page), "r" (width << 2)); -
kernel/arch/ia64/src/mm/vhpt.c
r69e68e3 r98000fb 54 54 { 55 55 region_register rr_save, rr; 56 index_t vrn;56 size_t vrn; 57 57 rid_t rid; 58 58 uint64_t tag;
Note:
See TracChangeset
for help on using the changeset viewer.