Changeset 8c15255 in mainline for kernel/arch/ia32/include
- Timestamp:
- 2011-08-18T21:32:56Z (14 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- ac7f81d
- Parents:
- f4fa6d9
- Location:
- kernel/arch/ia32/include
- Files:
-
- 3 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia32/include/asm.h
rf4fa6d9 r8c15255 311 311 } 312 312 313 #ifndef PROCESSOR_i486 313 314 /** Write to MSR */ 314 315 NO_TRACE static inline void write_msr(uint32_t msr, uint64_t value) … … 321 322 ); 322 323 } 324 #endif 323 325 324 326 NO_TRACE static inline uint64_t read_msr(uint32_t msr) -
kernel/arch/ia32/include/atomic.h
rf4fa6d9 r8c15255 121 121 asm volatile ( 122 122 "0:\n" 123 #ifndef PROCESSOR_i486 123 124 "pause\n" /* Pentium 4's HT love this instruction */ 125 #endif 124 126 "mov %[count], %[tmp]\n" 125 127 "testl %[tmp], %[tmp]\n" -
kernel/arch/ia32/include/cycle.h
rf4fa6d9 r8c15255 40 40 NO_TRACE static inline uint64_t get_cycle(void) 41 41 { 42 #ifdef PROCESSOR_i486 43 return 0; 44 #else 42 45 uint64_t v; 43 46 … … 48 51 49 52 return v; 53 #endif 50 54 } 51 55
Note:
See TracChangeset
for help on using the changeset viewer.
