Changeset 76cec1e in mainline for arch/mips/src/interrupt.c


Ignore:
Timestamp:
2005-07-15T21:57:30Z (20 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
b4a4c5e3
Parents:
e41c47e
Message:

Huge indentation fix.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/mips/src/interrupt.c

    re41c47e r76cec1e  
    3636pri_t cpu_priority_high(void)
    3737{
    38     pri_t pri = (pri_t) cp0_status_read();
    39     cp0_status_write(pri & ~cp0_status_ie_enabled_bit);
    40     return pri;
     38        pri_t pri = (pri_t) cp0_status_read();
     39        cp0_status_write(pri & ~cp0_status_ie_enabled_bit);
     40        return pri;
    4141}
    4242
    4343pri_t cpu_priority_low(void)
    4444{
    45     pri_t pri = (pri_t) cp0_status_read();
    46     cp0_status_write(pri | cp0_status_ie_enabled_bit);
    47     return pri;
     45        pri_t pri = (pri_t) cp0_status_read();
     46        cp0_status_write(pri | cp0_status_ie_enabled_bit);
     47        return pri;
    4848}
    4949
    5050void cpu_priority_restore(pri_t pri)
    5151{
    52     cp0_status_write(cp0_status_read() | (pri & cp0_status_ie_enabled_bit));
     52        cp0_status_write(cp0_status_read() | (pri & cp0_status_ie_enabled_bit));
    5353}
    5454
    5555pri_t cpu_priority_read(void)
    5656{
    57     return cp0_status_read();
     57        return cp0_status_read();
    5858}
    5959
     
    8585                                case 7: /* Timer Interrupt */
    8686                                        cp0_compare_write(cp0_compare_value); /* clear timer interrupt */
    87                                     /* start counting over again */
    88                                         cp0_count_write(0);                                 
     87                                        /* start counting over again */
     88                                        cp0_count_write(0);
    8989                                        clock();
    9090                                        break;
Note: See TracChangeset for help on using the changeset viewer.