Changeset 44d0758 in mainline for kernel/arch/sparc64/src/mm/tlb.c


Ignore:
Timestamp:
2006-11-22T18:35:17Z (19 years ago)
Author:
Jakub Jermar <jakub@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
aca95f6b
Parents:
eb353b3
Message:

Add option to compile the sparc64 kernel without the TTE_CV bit support.
The bit is not used by default now.
Enabling it may theoretically lead to physical memory inconsistencies until code that
mitigates the problem is written.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/sparc64/src/mm/tlb.c

    reb353b3 r44d0758  
    112112        data.l = locked;
    113113        data.cp = cacheable;
     114#ifdef CONFIG_VIRT_IDX_CACHE
    114115        data.cv = cacheable;
     116#endif /* CONFIG_VIRT_IDX_CACHE */
    115117        data.p = true;
    116118        data.w = true;
     
    147149        data.l = false;
    148150        data.cp = t->c;
     151#ifdef CONFIG_VIRT_IDX_CACHE
    149152        data.cv = t->c;
     153#endif /* CONFIG_VIRT_IDX_CACHE */
    150154        data.p = t->k;          /* p like privileged */
    151155        data.w = ro ? false : t->w;
     
    181185        data.l = false;
    182186        data.cp = t->c;
     187#ifdef CONFIG_VIRT_IDX_CACHE
    183188        data.cv = t->c;
     189#endif /* CONFIG_VIRT_IDX_CACHE */
    184190        data.p = t->k;          /* p like privileged */
    185191        data.w = false;
Note: See TracChangeset for help on using the changeset viewer.