Changeset 3bacee1 in mainline for kernel/arch/ia64/src/interrupt.c


Ignore:
Timestamp:
2018-04-12T16:27:17Z (7 years ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
3cf22f9
Parents:
76d0981d
git-author:
Jiri Svoboda <jiri@…> (2018-04-11 19:25:33)
git-committer:
Jiri Svoboda <jiri@…> (2018-04-12 16:27:17)
Message:

Make ccheck-fix again and commit more good files.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/ia64/src/interrupt.c

    r76d0981d r3bacee1  
    229229{
    230230        asm volatile (
    231                 "mov cr.eoi = r0 ;;"
     231            "mov cr.eoi = r0 ;;"
    232232        );
    233233}
     
    245245        case INTERRUPT_SPURIOUS:
    246246#ifdef CONFIG_DEBUG
    247                 printf("cpu%d: spurious interrupt\n", CPU->id);
     247                printf("cpu%d: spurious interrupt\n", CPU->id);
    248248#endif
    249249                break;
Note: See TracChangeset for help on using the changeset viewer.