Changeset 3bacee1 in mainline for kernel/arch/ia64/src/ia64.c
- Timestamp:
- 2018-04-12T16:27:17Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 3cf22f9
- Parents:
- 76d0981d
- git-author:
- Jiri Svoboda <jiri@…> (2018-04-11 19:25:33)
- git-committer:
- Jiri Svoboda <jiri@…> (2018-04-12 16:27:17)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia64/src/ia64.c
r76d0981d r3bacee1 181 181 182 182 #ifdef CONFIG_NS16550 183 ns16550_instance_t *ns16550_instance 184 =ns16550_init(NS16550_BASE, 0, NS16550_IRQ, NULL, NULL,183 ns16550_instance_t *ns16550_instance = 184 ns16550_init(NS16550_BASE, 0, NS16550_IRQ, NULL, NULL, 185 185 NULL); 186 186 if (ns16550_instance) { … … 253 253 (uintptr_t) kernel_uarg->uspace_uarg, psr.value, rsc.value); 254 254 255 while (true); 255 while (true) 256 ; 256 257 } 257 258 … … 259 260 { 260 261 pio_write_8((ioport8_t *)0x64, 0xfe); 261 while (true); 262 while (true) 263 ; 262 264 } 263 265
Note:
See TracChangeset
for help on using the changeset viewer.