Changeset 370a1c8 in mainline for uspace/drv/bus/usb/xhci/debug.c


Ignore:
Timestamp:
2017-10-02T16:10:28Z (8 years ago)
Author:
Michal Staruch <salmelu@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
04df063
Parents:
4688350b
Message:

Extcap fix, not correctly determine if port is USB 2/3

File:
1 edited

Legend:

Unmodified
Added
Removed

  • uspace/drv/bus/usb/xhci/debug.c

    r4688350b r370a1c8  
    287287                        name.packed = host2uint32_t_le(XHCI_REG_RD(ec, XHCI_EC_SP_NAME));
    288288                        ports_from = XHCI_REG_RD(ec, XHCI_EC_SP_CP_OFF);
    289                         ports_to = ports_from + XHCI_REG_RD(ec, XHCI_EC_SP_CP_OFF) - 1;
     289                        ports_to = ports_from + XHCI_REG_RD(ec, XHCI_EC_SP_CP_COUNT) - 1;
    290290                        usb_log_debug("\tProtocol %4s%u.%u, ports %u-%u", name.str,
    291291                            XHCI_REG_RD(ec, XHCI_EC_SP_MAJOR),
Note: See TracChangeset for help on using the changeset viewer.