Changeset 24241cf in mainline for test/fpu/mips1/test.c


Ignore:
Timestamp:
2005-09-10T17:30:56Z (20 years ago)
Author:
Ondrej Palkovsky <ondrap@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
a1493d9
Parents:
9060bd1
Message:

Basic changes to boot it on SGI Indy.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • test/fpu/mips1/test.c

    r9060bd1 r24241cf  
    8787        for (i = 0; i<ATTEMPTS; i++) {
    8888                __asm__ volatile (
    89                         "ctc1 %0,$1"
     89                        "mtc1 %0,$1"
    9090                        :"=r"(arg)
    9191                        );
     
    9393                scheduler();
    9494                __asm__ volatile (
    95                         "cfc1 %0,$1"
     95                        "mfc1 %0,$1"
    9696                        :"=r"(after_arg)
    9797                        );
    9898               
    9999                if(arg != after_arg)
    100                         panic("Control reg tid%d: arg(%d) != %d\n",
     100                        panic("General reg tid%d: arg(%d) != %d\n",
    101101                              THREAD->tid, arg, after_arg);
    102102        }
Note: See TracChangeset for help on using the changeset viewer.