1 | /*
|
---|
2 | * Copyright (c) 2018 Jaroslav Jindrak, Ondrej Hlavaty, Petr Manek, Michal Staruch, Jan Hrach
|
---|
3 | * All rights reserved.
|
---|
4 | *
|
---|
5 | * Redistribution and use in source and binary forms, with or without
|
---|
6 | * modification, are permitted provided that the following conditions
|
---|
7 | * are met:
|
---|
8 | *
|
---|
9 | * - Redistributions of source code must retain the above copyright
|
---|
10 | * notice, this list of conditions and the following disclaimer.
|
---|
11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
12 | * notice, this list of conditions and the following disclaimer in the
|
---|
13 | * documentation and/or other materials provided with the distribution.
|
---|
14 | * - The name of the author may not be used to endorse or promote products
|
---|
15 | * derived from this software without specific prior written permission.
|
---|
16 | *
|
---|
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
27 | */
|
---|
28 |
|
---|
29 | /** @addtogroup drvusbxhci
|
---|
30 | * @{
|
---|
31 | */
|
---|
32 | /** @file
|
---|
33 | * @brief Command sending functions.
|
---|
34 | */
|
---|
35 |
|
---|
36 | #include <errno.h>
|
---|
37 | #include <str_error.h>
|
---|
38 | #include <usb/debug.h>
|
---|
39 | #include "commands.h"
|
---|
40 | #include "debug.h"
|
---|
41 | #include "hc.h"
|
---|
42 | #include "hw_struct/context.h"
|
---|
43 | #include "hw_struct/trb.h"
|
---|
44 |
|
---|
45 | #define TRB_SET_TSP(trb, tsp) (trb).control |= host2xhci(32, (((tsp) & 0x1) << 9))
|
---|
46 | #define TRB_SET_TYPE(trb, type) (trb).control |= host2xhci(32, (type) << 10)
|
---|
47 | #define TRB_SET_DC(trb, dc) (trb).control |= host2xhci(32, (dc) << 9)
|
---|
48 | #define TRB_SET_EP(trb, ep) (trb).control |= host2xhci(32, ((ep) & 0x5) << 16)
|
---|
49 | #define TRB_SET_STREAM(trb, st) (trb).control |= host2xhci(32, ((st) & 0xFFFF) << 16)
|
---|
50 | #define TRB_SET_SUSP(trb, susp) (trb).control |= host2xhci(32, ((susp) & 0x1) << 23)
|
---|
51 | #define TRB_SET_SLOT(trb, slot) (trb).control |= host2xhci(32, (slot) << 24)
|
---|
52 | #define TRB_SET_DEV_SPEED(trb, speed) (trb).control |= host2xhci(32, (speed & 0xF) << 16)
|
---|
53 | #define TRB_SET_DEQUEUE_PTR(trb, dptr) (trb).parameter |= host2xhci(64, (dptr))
|
---|
54 | #define TRB_SET_ICTX(trb, phys) (trb).parameter |= host2xhci(64, (phys) & (~0xF))
|
---|
55 |
|
---|
56 | #define TRB_GET_CODE(trb) XHCI_DWORD_EXTRACT((trb).status, 31, 24)
|
---|
57 | #define TRB_GET_SLOT(trb) XHCI_DWORD_EXTRACT((trb).control, 31, 24)
|
---|
58 | #define TRB_GET_PHYS(trb) (XHCI_QWORD_EXTRACT((trb).parameter, 63, 4) << 4)
|
---|
59 |
|
---|
60 | /* Control functions */
|
---|
61 |
|
---|
62 | static xhci_cmd_ring_t *get_cmd_ring(xhci_hc_t *hc)
|
---|
63 | {
|
---|
64 | assert(hc);
|
---|
65 | return &hc->cr;
|
---|
66 | }
|
---|
67 |
|
---|
68 | /**
|
---|
69 | * Initialize the command subsystem. Allocates the comand ring.
|
---|
70 | *
|
---|
71 | * Does not configure the CR pointer to the hardware, because the xHC will be
|
---|
72 | * reset before starting.
|
---|
73 | */
|
---|
74 | errno_t xhci_init_commands(xhci_hc_t *hc)
|
---|
75 | {
|
---|
76 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
77 | errno_t err;
|
---|
78 |
|
---|
79 | if ((err = xhci_trb_ring_init(&cr->trb_ring, 0)))
|
---|
80 | return err;
|
---|
81 |
|
---|
82 | fibril_mutex_initialize(&cr->guard);
|
---|
83 | fibril_condvar_initialize(&cr->state_cv);
|
---|
84 | fibril_condvar_initialize(&cr->stopped_cv);
|
---|
85 |
|
---|
86 | list_initialize(&cr->cmd_list);
|
---|
87 |
|
---|
88 | return EOK;
|
---|
89 | }
|
---|
90 |
|
---|
91 | /**
|
---|
92 | * Finish the command subsystem. Stops the hardware from running commands, then
|
---|
93 | * deallocates the ring.
|
---|
94 | */
|
---|
95 | void xhci_fini_commands(xhci_hc_t *hc)
|
---|
96 | {
|
---|
97 | assert(hc);
|
---|
98 | xhci_stop_command_ring(hc);
|
---|
99 |
|
---|
100 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
101 |
|
---|
102 | fibril_mutex_lock(&cr->guard);
|
---|
103 | xhci_trb_ring_fini(&cr->trb_ring);
|
---|
104 | fibril_mutex_unlock(&cr->guard);
|
---|
105 | }
|
---|
106 |
|
---|
107 | /**
|
---|
108 | * Initialize a command structure for the given command.
|
---|
109 | */
|
---|
110 | void xhci_cmd_init(xhci_cmd_t *cmd, xhci_cmd_type_t type)
|
---|
111 | {
|
---|
112 | memset(cmd, 0, sizeof(*cmd));
|
---|
113 |
|
---|
114 | link_initialize(&cmd->_header.link);
|
---|
115 |
|
---|
116 | fibril_mutex_initialize(&cmd->_header.completed_mtx);
|
---|
117 | fibril_condvar_initialize(&cmd->_header.completed_cv);
|
---|
118 |
|
---|
119 | cmd->_header.cmd = type;
|
---|
120 | }
|
---|
121 |
|
---|
122 | /**
|
---|
123 | * Finish the command structure. Some command invocation includes allocating
|
---|
124 | * a context structure. To have the convenience in calling commands, this
|
---|
125 | * method deallocates all resources.
|
---|
126 | */
|
---|
127 | void xhci_cmd_fini(xhci_cmd_t *cmd)
|
---|
128 | {
|
---|
129 | list_remove(&cmd->_header.link);
|
---|
130 |
|
---|
131 | dma_buffer_free(&cmd->input_ctx);
|
---|
132 | dma_buffer_free(&cmd->bandwidth_ctx);
|
---|
133 |
|
---|
134 | if (cmd->_header.async) {
|
---|
135 | free(cmd);
|
---|
136 | }
|
---|
137 | }
|
---|
138 |
|
---|
139 | /**
|
---|
140 | * Find a command issued by TRB at @c phys inside the command list.
|
---|
141 | *
|
---|
142 | * Call with guard locked only.
|
---|
143 | */
|
---|
144 | static inline xhci_cmd_t *find_command(xhci_hc_t *hc, uint64_t phys)
|
---|
145 | {
|
---|
146 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
147 | assert(fibril_mutex_is_locked(&cr->guard));
|
---|
148 |
|
---|
149 | link_t *cmd_link = list_first(&cr->cmd_list);
|
---|
150 |
|
---|
151 | while (cmd_link != NULL) {
|
---|
152 | xhci_cmd_t *cmd = list_get_instance(cmd_link, xhci_cmd_t,
|
---|
153 | _header.link);
|
---|
154 |
|
---|
155 | if (cmd->_header.trb_phys == phys)
|
---|
156 | break;
|
---|
157 |
|
---|
158 | cmd_link = list_next(cmd_link, &cr->cmd_list);
|
---|
159 | }
|
---|
160 |
|
---|
161 | return cmd_link ?
|
---|
162 | list_get_instance(cmd_link, xhci_cmd_t, _header.link) :
|
---|
163 | NULL;
|
---|
164 | }
|
---|
165 |
|
---|
166 | static void cr_set_state(xhci_cmd_ring_t *cr, xhci_cr_state_t state)
|
---|
167 | {
|
---|
168 | assert(fibril_mutex_is_locked(&cr->guard));
|
---|
169 |
|
---|
170 | cr->state = state;
|
---|
171 | if (state == XHCI_CR_STATE_OPEN || state == XHCI_CR_STATE_CLOSED)
|
---|
172 | fibril_condvar_broadcast(&cr->state_cv);
|
---|
173 | }
|
---|
174 |
|
---|
175 | static errno_t wait_for_ring_open(xhci_cmd_ring_t *cr)
|
---|
176 | {
|
---|
177 | assert(fibril_mutex_is_locked(&cr->guard));
|
---|
178 |
|
---|
179 | while (true) {
|
---|
180 | switch (cr->state) {
|
---|
181 | case XHCI_CR_STATE_CHANGING:
|
---|
182 | case XHCI_CR_STATE_FULL:
|
---|
183 | fibril_condvar_wait(&cr->state_cv, &cr->guard);
|
---|
184 | break;
|
---|
185 | case XHCI_CR_STATE_OPEN:
|
---|
186 | return EOK;
|
---|
187 | case XHCI_CR_STATE_CLOSED:
|
---|
188 | return ENAK;
|
---|
189 | }
|
---|
190 | }
|
---|
191 | }
|
---|
192 |
|
---|
193 | /**
|
---|
194 | * Enqueue a command on the TRB ring. Ring the doorbell to initiate processing.
|
---|
195 | * Register the command as waiting for completion inside the command list.
|
---|
196 | */
|
---|
197 | static inline errno_t enqueue_command(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
198 | {
|
---|
199 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
200 | assert(cmd);
|
---|
201 |
|
---|
202 | fibril_mutex_lock(&cr->guard);
|
---|
203 |
|
---|
204 | if (wait_for_ring_open(cr)) {
|
---|
205 | fibril_mutex_unlock(&cr->guard);
|
---|
206 | return ENAK;
|
---|
207 | }
|
---|
208 |
|
---|
209 | usb_log_debug("Sending command %s",
|
---|
210 | xhci_trb_str_type(TRB_TYPE(cmd->_header.trb)));
|
---|
211 |
|
---|
212 | list_append(&cmd->_header.link, &cr->cmd_list);
|
---|
213 |
|
---|
214 | errno_t err = EOK;
|
---|
215 | while (err == EOK) {
|
---|
216 | err = xhci_trb_ring_enqueue(&cr->trb_ring,
|
---|
217 | &cmd->_header.trb, &cmd->_header.trb_phys);
|
---|
218 | if (err != EAGAIN)
|
---|
219 | break;
|
---|
220 |
|
---|
221 | cr_set_state(cr, XHCI_CR_STATE_FULL);
|
---|
222 | err = wait_for_ring_open(cr);
|
---|
223 | }
|
---|
224 |
|
---|
225 | if (err == EOK)
|
---|
226 | hc_ring_doorbell(hc, 0, 0);
|
---|
227 |
|
---|
228 | fibril_mutex_unlock(&cr->guard);
|
---|
229 |
|
---|
230 | return err;
|
---|
231 | }
|
---|
232 |
|
---|
233 | /**
|
---|
234 | * Stop the command ring. Stop processing commands, block issuing new ones.
|
---|
235 | * Wait until hardware acknowledges it is stopped.
|
---|
236 | */
|
---|
237 | void xhci_stop_command_ring(xhci_hc_t *hc)
|
---|
238 | {
|
---|
239 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
240 |
|
---|
241 | fibril_mutex_lock(&cr->guard);
|
---|
242 |
|
---|
243 | // Prevent others from starting CR again.
|
---|
244 | cr_set_state(cr, XHCI_CR_STATE_CLOSED);
|
---|
245 |
|
---|
246 | XHCI_REG_SET(hc->op_regs, XHCI_OP_CS, 1);
|
---|
247 |
|
---|
248 | while (XHCI_REG_RD(hc->op_regs, XHCI_OP_CRR))
|
---|
249 | fibril_condvar_wait(&cr->stopped_cv, &cr->guard);
|
---|
250 |
|
---|
251 | fibril_mutex_unlock(&cr->guard);
|
---|
252 | }
|
---|
253 |
|
---|
254 | /**
|
---|
255 | * Mark the command ring as stopped. NAK new commands, abort running, do not
|
---|
256 | * touch the HC as it's probably broken.
|
---|
257 | */
|
---|
258 | void xhci_nuke_command_ring(xhci_hc_t *hc)
|
---|
259 | {
|
---|
260 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
261 | fibril_mutex_lock(&cr->guard);
|
---|
262 | // Prevent others from starting CR again.
|
---|
263 | cr_set_state(cr, XHCI_CR_STATE_CLOSED);
|
---|
264 |
|
---|
265 | XHCI_REG_SET(hc->op_regs, XHCI_OP_CS, 1);
|
---|
266 | fibril_mutex_unlock(&cr->guard);
|
---|
267 | }
|
---|
268 |
|
---|
269 | /**
|
---|
270 | * Mark the command ring as working again.
|
---|
271 | */
|
---|
272 | void xhci_start_command_ring(xhci_hc_t *hc)
|
---|
273 | {
|
---|
274 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
275 | fibril_mutex_lock(&cr->guard);
|
---|
276 | // Prevent others from starting CR again.
|
---|
277 | cr_set_state(cr, XHCI_CR_STATE_OPEN);
|
---|
278 | fibril_mutex_unlock(&cr->guard);
|
---|
279 | }
|
---|
280 |
|
---|
281 | /**
|
---|
282 | * Abort currently processed command. Note that it is only aborted when the
|
---|
283 | * command is "blocking" - see section 4.6.1.2 of xHCI spec.
|
---|
284 | */
|
---|
285 | static void abort_command_ring(xhci_hc_t *hc)
|
---|
286 | {
|
---|
287 | XHCI_REG_SET(hc->op_regs, XHCI_OP_CA, 1);
|
---|
288 | }
|
---|
289 |
|
---|
290 | static const char *trb_codes [] = {
|
---|
291 | #define TRBC(t) [XHCI_TRBC_##t] = #t
|
---|
292 | TRBC(INVALID),
|
---|
293 | TRBC(SUCCESS),
|
---|
294 | TRBC(DATA_BUFFER_ERROR),
|
---|
295 | TRBC(BABBLE_DETECTED_ERROR),
|
---|
296 | TRBC(USB_TRANSACTION_ERROR),
|
---|
297 | TRBC(TRB_ERROR),
|
---|
298 | TRBC(STALL_ERROR),
|
---|
299 | TRBC(RESOURCE_ERROR),
|
---|
300 | TRBC(BANDWIDTH_ERROR),
|
---|
301 | TRBC(NO_SLOTS_ERROR),
|
---|
302 | TRBC(INVALID_STREAM_ERROR),
|
---|
303 | TRBC(SLOT_NOT_ENABLED_ERROR),
|
---|
304 | TRBC(EP_NOT_ENABLED_ERROR),
|
---|
305 | TRBC(SHORT_PACKET),
|
---|
306 | TRBC(RING_UNDERRUN),
|
---|
307 | TRBC(RING_OVERRUN),
|
---|
308 | TRBC(VF_EVENT_RING_FULL),
|
---|
309 | TRBC(PARAMETER_ERROR),
|
---|
310 | TRBC(BANDWIDTH_OVERRUN_ERROR),
|
---|
311 | TRBC(CONTEXT_STATE_ERROR),
|
---|
312 | TRBC(NO_PING_RESPONSE_ERROR),
|
---|
313 | TRBC(EVENT_RING_FULL_ERROR),
|
---|
314 | TRBC(INCOMPATIBLE_DEVICE_ERROR),
|
---|
315 | TRBC(MISSED_SERVICE_ERROR),
|
---|
316 | TRBC(COMMAND_RING_STOPPED),
|
---|
317 | TRBC(COMMAND_ABORTED),
|
---|
318 | TRBC(STOPPED),
|
---|
319 | TRBC(STOPPED_LENGTH_INVALID),
|
---|
320 | TRBC(STOPPED_SHORT_PACKET),
|
---|
321 | TRBC(MAX_EXIT_LATENCY_TOO_LARGE_ERROR),
|
---|
322 | [30] = "<reserved>",
|
---|
323 | TRBC(ISOCH_BUFFER_OVERRUN),
|
---|
324 | TRBC(EVENT_LOST_ERROR),
|
---|
325 | TRBC(UNDEFINED_ERROR),
|
---|
326 | TRBC(INVALID_STREAM_ID_ERROR),
|
---|
327 | TRBC(SECONDARY_BANDWIDTH_ERROR),
|
---|
328 | TRBC(SPLIT_TRANSACTION_ERROR),
|
---|
329 | [XHCI_TRBC_MAX] = NULL
|
---|
330 | #undef TRBC
|
---|
331 | };
|
---|
332 |
|
---|
333 | /**
|
---|
334 | * Report an error according to command completion code.
|
---|
335 | */
|
---|
336 | static void report_error(int code)
|
---|
337 | {
|
---|
338 | if (code < XHCI_TRBC_MAX && trb_codes[code] != NULL)
|
---|
339 | usb_log_error("Command resulted in error: %s.", trb_codes[code]);
|
---|
340 | else
|
---|
341 | usb_log_error("Command resulted in reserved or "
|
---|
342 | "vendor specific error.");
|
---|
343 | }
|
---|
344 |
|
---|
345 | /**
|
---|
346 | * Handle a command completion. Feed the fibril waiting for result.
|
---|
347 | *
|
---|
348 | * @param trb The COMMAND_COMPLETION TRB found in event ring.
|
---|
349 | */
|
---|
350 | errno_t xhci_handle_command_completion(xhci_hc_t *hc, xhci_trb_t *trb)
|
---|
351 | {
|
---|
352 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
353 | assert(trb);
|
---|
354 |
|
---|
355 | fibril_mutex_lock(&cr->guard);
|
---|
356 |
|
---|
357 | int code = TRB_GET_CODE(*trb);
|
---|
358 |
|
---|
359 | if (code == XHCI_TRBC_COMMAND_RING_STOPPED) {
|
---|
360 | /*
|
---|
361 | * This can either mean that the ring is being stopped, or
|
---|
362 | * a command was aborted. In either way, wake threads waiting
|
---|
363 | * on stopped_cv.
|
---|
364 | *
|
---|
365 | * Note that we need to hold mutex, because we must be sure the
|
---|
366 | * requesting thread is waiting inside the CV.
|
---|
367 | */
|
---|
368 | usb_log_debug("Command ring stopped.");
|
---|
369 | fibril_condvar_broadcast(&cr->stopped_cv);
|
---|
370 | fibril_mutex_unlock(&cr->guard);
|
---|
371 | return EOK;
|
---|
372 | }
|
---|
373 |
|
---|
374 | const uint64_t phys = TRB_GET_PHYS(*trb);
|
---|
375 | xhci_trb_ring_update_dequeue(&cr->trb_ring, phys);
|
---|
376 |
|
---|
377 | if (cr->state == XHCI_CR_STATE_FULL)
|
---|
378 | cr_set_state(cr, XHCI_CR_STATE_OPEN);
|
---|
379 |
|
---|
380 | xhci_cmd_t *command = find_command(hc, phys);
|
---|
381 | if (command == NULL) {
|
---|
382 | usb_log_error("No command struct for completion event found.");
|
---|
383 |
|
---|
384 | if (code != XHCI_TRBC_SUCCESS)
|
---|
385 | report_error(code);
|
---|
386 |
|
---|
387 | return EOK;
|
---|
388 | }
|
---|
389 |
|
---|
390 | list_remove(&command->_header.link);
|
---|
391 |
|
---|
392 | /* Semantics of NO_OP_CMD is that success is marked as a TRB error. */
|
---|
393 | if (command->_header.cmd == XHCI_CMD_NO_OP && code == XHCI_TRBC_TRB_ERROR)
|
---|
394 | code = XHCI_TRBC_SUCCESS;
|
---|
395 |
|
---|
396 | command->status = code;
|
---|
397 | command->slot_id = TRB_GET_SLOT(*trb);
|
---|
398 |
|
---|
399 | usb_log_debug("Completed command %s",
|
---|
400 | xhci_trb_str_type(TRB_TYPE(command->_header.trb)));
|
---|
401 |
|
---|
402 | if (code != XHCI_TRBC_SUCCESS) {
|
---|
403 | report_error(code);
|
---|
404 | xhci_dump_trb(&command->_header.trb);
|
---|
405 | }
|
---|
406 |
|
---|
407 | fibril_mutex_unlock(&cr->guard);
|
---|
408 |
|
---|
409 | fibril_mutex_lock(&command->_header.completed_mtx);
|
---|
410 | command->_header.completed = true;
|
---|
411 | fibril_condvar_broadcast(&command->_header.completed_cv);
|
---|
412 | fibril_mutex_unlock(&command->_header.completed_mtx);
|
---|
413 |
|
---|
414 | if (command->_header.async) {
|
---|
415 | /* Free the command and other DS upon completion. */
|
---|
416 | xhci_cmd_fini(command);
|
---|
417 | }
|
---|
418 |
|
---|
419 | return EOK;
|
---|
420 | }
|
---|
421 |
|
---|
422 | /* Command-issuing functions */
|
---|
423 |
|
---|
424 | static errno_t no_op_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
425 | {
|
---|
426 | assert(hc);
|
---|
427 |
|
---|
428 | xhci_trb_clean(&cmd->_header.trb);
|
---|
429 |
|
---|
430 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_NO_OP_CMD);
|
---|
431 |
|
---|
432 | return enqueue_command(hc, cmd);
|
---|
433 | }
|
---|
434 |
|
---|
435 | static errno_t enable_slot_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
436 | {
|
---|
437 | assert(hc);
|
---|
438 |
|
---|
439 | xhci_trb_clean(&cmd->_header.trb);
|
---|
440 |
|
---|
441 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_ENABLE_SLOT_CMD);
|
---|
442 | cmd->_header.trb.control |=
|
---|
443 | host2xhci(32, XHCI_REG_RD(hc->xecp, XHCI_EC_SP_SLOT_TYPE) << 16);
|
---|
444 |
|
---|
445 | return enqueue_command(hc, cmd);
|
---|
446 | }
|
---|
447 |
|
---|
448 | static errno_t disable_slot_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
449 | {
|
---|
450 | assert(hc);
|
---|
451 | assert(cmd);
|
---|
452 |
|
---|
453 | xhci_trb_clean(&cmd->_header.trb);
|
---|
454 |
|
---|
455 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_DISABLE_SLOT_CMD);
|
---|
456 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
457 |
|
---|
458 | return enqueue_command(hc, cmd);
|
---|
459 | }
|
---|
460 |
|
---|
461 | static errno_t address_device_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
462 | {
|
---|
463 | assert(hc);
|
---|
464 | assert(cmd);
|
---|
465 | assert(dma_buffer_is_set(&cmd->input_ctx));
|
---|
466 |
|
---|
467 | /**
|
---|
468 | * TODO: Requirements for this command:
|
---|
469 | * dcbaa[slot_id] is properly sized and initialized
|
---|
470 | * ictx has valids slot context and endpoint 0, all
|
---|
471 | * other should be ignored at this point (see section 4.6.5).
|
---|
472 | */
|
---|
473 |
|
---|
474 | xhci_trb_clean(&cmd->_header.trb);
|
---|
475 |
|
---|
476 | const uintptr_t phys = dma_buffer_phys_base(&cmd->input_ctx);
|
---|
477 | TRB_SET_ICTX(cmd->_header.trb, phys);
|
---|
478 |
|
---|
479 | /**
|
---|
480 | * Note: According to section 6.4.3.4, we can set the 9th bit
|
---|
481 | * of the control field of the trb (BSR) to 1 and then the xHC
|
---|
482 | * will not issue the SET_ADDRESS request to the USB device.
|
---|
483 | * This can be used to provide compatibility with legacy USB devices
|
---|
484 | * that require their device descriptor to be read before such request.
|
---|
485 | */
|
---|
486 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_ADDRESS_DEVICE_CMD);
|
---|
487 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
488 |
|
---|
489 | return enqueue_command(hc, cmd);
|
---|
490 | }
|
---|
491 |
|
---|
492 | static errno_t configure_endpoint_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
493 | {
|
---|
494 | assert(hc);
|
---|
495 | assert(cmd);
|
---|
496 |
|
---|
497 | xhci_trb_clean(&cmd->_header.trb);
|
---|
498 |
|
---|
499 | if (!cmd->deconfigure) {
|
---|
500 | /* If the DC flag is on, input context is not evaluated. */
|
---|
501 | assert(dma_buffer_is_set(&cmd->input_ctx));
|
---|
502 |
|
---|
503 | const uintptr_t phys = dma_buffer_phys_base(&cmd->input_ctx);
|
---|
504 | TRB_SET_ICTX(cmd->_header.trb, phys);
|
---|
505 | }
|
---|
506 |
|
---|
507 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_CONFIGURE_ENDPOINT_CMD);
|
---|
508 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
509 | TRB_SET_DC(cmd->_header.trb, cmd->deconfigure);
|
---|
510 |
|
---|
511 | return enqueue_command(hc, cmd);
|
---|
512 | }
|
---|
513 |
|
---|
514 | static errno_t evaluate_context_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
515 | {
|
---|
516 | assert(hc);
|
---|
517 | assert(cmd);
|
---|
518 | assert(dma_buffer_is_set(&cmd->input_ctx));
|
---|
519 |
|
---|
520 | /**
|
---|
521 | * Note: All Drop Context flags of the input context shall be 0,
|
---|
522 | * all Add Context flags shall be initialize to indicate IDs
|
---|
523 | * of the contexts affected by the command.
|
---|
524 | * Refer to sections 6.2.2.3 and 6.3.3.3 for further info.
|
---|
525 | */
|
---|
526 | xhci_trb_clean(&cmd->_header.trb);
|
---|
527 |
|
---|
528 | const uintptr_t phys = dma_buffer_phys_base(&cmd->input_ctx);
|
---|
529 | TRB_SET_ICTX(cmd->_header.trb, phys);
|
---|
530 |
|
---|
531 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_EVALUATE_CONTEXT_CMD);
|
---|
532 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
533 |
|
---|
534 | return enqueue_command(hc, cmd);
|
---|
535 | }
|
---|
536 |
|
---|
537 | static errno_t reset_endpoint_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
538 | {
|
---|
539 | assert(hc);
|
---|
540 | assert(cmd);
|
---|
541 |
|
---|
542 | xhci_trb_clean(&cmd->_header.trb);
|
---|
543 |
|
---|
544 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_RESET_ENDPOINT_CMD);
|
---|
545 | TRB_SET_TSP(cmd->_header.trb, cmd->tsp);
|
---|
546 | TRB_SET_EP(cmd->_header.trb, cmd->endpoint_id);
|
---|
547 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
548 |
|
---|
549 | return enqueue_command(hc, cmd);
|
---|
550 | }
|
---|
551 |
|
---|
552 | static errno_t stop_endpoint_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
553 | {
|
---|
554 | assert(hc);
|
---|
555 | assert(cmd);
|
---|
556 |
|
---|
557 | xhci_trb_clean(&cmd->_header.trb);
|
---|
558 |
|
---|
559 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_STOP_ENDPOINT_CMD);
|
---|
560 | TRB_SET_EP(cmd->_header.trb, cmd->endpoint_id);
|
---|
561 | TRB_SET_SUSP(cmd->_header.trb, cmd->susp);
|
---|
562 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
563 |
|
---|
564 | return enqueue_command(hc, cmd);
|
---|
565 | }
|
---|
566 |
|
---|
567 | static errno_t set_tr_dequeue_pointer_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
568 | {
|
---|
569 | assert(hc);
|
---|
570 | assert(cmd);
|
---|
571 |
|
---|
572 | xhci_trb_clean(&cmd->_header.trb);
|
---|
573 |
|
---|
574 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_SET_TR_DEQUEUE_POINTER_CMD);
|
---|
575 | TRB_SET_EP(cmd->_header.trb, cmd->endpoint_id);
|
---|
576 | TRB_SET_STREAM(cmd->_header.trb, cmd->stream_id);
|
---|
577 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
578 | TRB_SET_DEQUEUE_PTR(cmd->_header.trb, cmd->dequeue_ptr);
|
---|
579 |
|
---|
580 | return enqueue_command(hc, cmd);
|
---|
581 | }
|
---|
582 |
|
---|
583 | static errno_t reset_device_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
584 | {
|
---|
585 | assert(hc);
|
---|
586 | assert(cmd);
|
---|
587 |
|
---|
588 | xhci_trb_clean(&cmd->_header.trb);
|
---|
589 |
|
---|
590 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_RESET_DEVICE_CMD);
|
---|
591 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
592 |
|
---|
593 | return enqueue_command(hc, cmd);
|
---|
594 | }
|
---|
595 |
|
---|
596 | static errno_t get_port_bandwidth_cmd(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
597 | {
|
---|
598 | assert(hc);
|
---|
599 | assert(cmd);
|
---|
600 |
|
---|
601 | xhci_trb_clean(&cmd->_header.trb);
|
---|
602 |
|
---|
603 | const uintptr_t phys = dma_buffer_phys_base(&cmd->input_ctx);
|
---|
604 | TRB_SET_ICTX(cmd->_header.trb, phys);
|
---|
605 |
|
---|
606 | TRB_SET_TYPE(cmd->_header.trb, XHCI_TRB_TYPE_GET_PORT_BANDWIDTH_CMD);
|
---|
607 | TRB_SET_SLOT(cmd->_header.trb, cmd->slot_id);
|
---|
608 | TRB_SET_DEV_SPEED(cmd->_header.trb, cmd->device_speed);
|
---|
609 |
|
---|
610 | return enqueue_command(hc, cmd);
|
---|
611 | }
|
---|
612 |
|
---|
613 | /* The table of command-issuing functions. */
|
---|
614 |
|
---|
615 | typedef errno_t (*cmd_handler) (xhci_hc_t *hc, xhci_cmd_t *cmd);
|
---|
616 |
|
---|
617 | static cmd_handler cmd_handlers [] = {
|
---|
618 | [XHCI_CMD_ENABLE_SLOT] = enable_slot_cmd,
|
---|
619 | [XHCI_CMD_DISABLE_SLOT] = disable_slot_cmd,
|
---|
620 | [XHCI_CMD_ADDRESS_DEVICE] = address_device_cmd,
|
---|
621 | [XHCI_CMD_CONFIGURE_ENDPOINT] = configure_endpoint_cmd,
|
---|
622 | [XHCI_CMD_EVALUATE_CONTEXT] = evaluate_context_cmd,
|
---|
623 | [XHCI_CMD_RESET_ENDPOINT] = reset_endpoint_cmd,
|
---|
624 | [XHCI_CMD_STOP_ENDPOINT] = stop_endpoint_cmd,
|
---|
625 | [XHCI_CMD_SET_TR_DEQUEUE_POINTER] = set_tr_dequeue_pointer_cmd,
|
---|
626 | [XHCI_CMD_RESET_DEVICE] = reset_device_cmd,
|
---|
627 | [XHCI_CMD_FORCE_EVENT] = NULL,
|
---|
628 | [XHCI_CMD_NEGOTIATE_BANDWIDTH] = NULL,
|
---|
629 | [XHCI_CMD_SET_LATENCY_TOLERANCE_VALUE] = NULL,
|
---|
630 | [XHCI_CMD_GET_PORT_BANDWIDTH] = get_port_bandwidth_cmd,
|
---|
631 | [XHCI_CMD_FORCE_HEADER] = NULL,
|
---|
632 | [XHCI_CMD_NO_OP] = no_op_cmd
|
---|
633 | };
|
---|
634 |
|
---|
635 | /**
|
---|
636 | * Try to abort currently processed command. This is tricky, because
|
---|
637 | * calling fibril is not necessarily the one which issued the blocked command.
|
---|
638 | * Also, the trickiness intensifies by the fact that stopping a CR is denoted by
|
---|
639 | * event, which is again handled in different fibril. but, once we go to sleep
|
---|
640 | * on waiting for that event, another fibril may wake up and try to abort the
|
---|
641 | * blocked command.
|
---|
642 | *
|
---|
643 | * So, we mark the command ring as being restarted, wait for it to stop, and
|
---|
644 | * then start it again. If there was a blocked command, it will be satisfied by
|
---|
645 | * COMMAND_ABORTED event.
|
---|
646 | */
|
---|
647 | static errno_t try_abort_current_command(xhci_hc_t *hc)
|
---|
648 | {
|
---|
649 | xhci_cmd_ring_t *cr = get_cmd_ring(hc);
|
---|
650 |
|
---|
651 | fibril_mutex_lock(&cr->guard);
|
---|
652 |
|
---|
653 | if (cr->state == XHCI_CR_STATE_CLOSED) {
|
---|
654 | fibril_mutex_unlock(&cr->guard);
|
---|
655 | return ENAK;
|
---|
656 | }
|
---|
657 |
|
---|
658 | if (cr->state == XHCI_CR_STATE_CHANGING) {
|
---|
659 | fibril_mutex_unlock(&cr->guard);
|
---|
660 | return EOK;
|
---|
661 | }
|
---|
662 |
|
---|
663 | usb_log_error("Timeout while waiting for command: "
|
---|
664 | "aborting current command.");
|
---|
665 |
|
---|
666 | cr_set_state(cr, XHCI_CR_STATE_CHANGING);
|
---|
667 |
|
---|
668 | abort_command_ring(hc);
|
---|
669 |
|
---|
670 | fibril_condvar_wait_timeout(&cr->stopped_cv, &cr->guard,
|
---|
671 | XHCI_CR_ABORT_TIMEOUT);
|
---|
672 |
|
---|
673 | if (XHCI_REG_RD(hc->op_regs, XHCI_OP_CRR)) {
|
---|
674 | /*
|
---|
675 | * 4.6.1.2, implementation note
|
---|
676 | * Assume there are larger problems with HC and
|
---|
677 | * reset it.
|
---|
678 | */
|
---|
679 | usb_log_error("Command didn't abort.");
|
---|
680 |
|
---|
681 | cr_set_state(cr, XHCI_CR_STATE_CLOSED);
|
---|
682 |
|
---|
683 | // TODO: Reset HC completely.
|
---|
684 | // Don't forget to somehow complete all commands with error.
|
---|
685 |
|
---|
686 | fibril_mutex_unlock(&cr->guard);
|
---|
687 | return ENAK;
|
---|
688 | }
|
---|
689 |
|
---|
690 | cr_set_state(cr, XHCI_CR_STATE_OPEN);
|
---|
691 |
|
---|
692 | fibril_mutex_unlock(&cr->guard);
|
---|
693 |
|
---|
694 | usb_log_error("Command ring stopped. Starting again.");
|
---|
695 | hc_ring_doorbell(hc, 0, 0);
|
---|
696 |
|
---|
697 | return EOK;
|
---|
698 | }
|
---|
699 |
|
---|
700 | /**
|
---|
701 | * Wait, until the command is completed. The completion is triggered by
|
---|
702 | * COMMAND_COMPLETION event. As we do not want to rely on HW completing the
|
---|
703 | * command in timely manner, we timeout. Note that we can't just return an
|
---|
704 | * error after the timeout pass - it may be other command blocking the ring,
|
---|
705 | * and ours can be completed afterwards. Therefore, it is not guaranteed that
|
---|
706 | * this function will return in XHCI_COMMAND_TIMEOUT. It will continue waiting
|
---|
707 | * until COMMAND_COMPLETION event arrives.
|
---|
708 | */
|
---|
709 | static errno_t wait_for_cmd_completion(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
710 | {
|
---|
711 | errno_t rv = EOK;
|
---|
712 |
|
---|
713 | if (fibril_get_id() == hc->event_handler) {
|
---|
714 | usb_log_error("Deadlock detected in waiting for command.");
|
---|
715 | abort();
|
---|
716 | }
|
---|
717 |
|
---|
718 | fibril_mutex_lock(&cmd->_header.completed_mtx);
|
---|
719 | while (!cmd->_header.completed) {
|
---|
720 |
|
---|
721 | rv = fibril_condvar_wait_timeout(&cmd->_header.completed_cv,
|
---|
722 | &cmd->_header.completed_mtx, XHCI_COMMAND_TIMEOUT);
|
---|
723 |
|
---|
724 | /*
|
---|
725 | * The waiting timed out. Current command (not necessarily
|
---|
726 | * ours) is probably blocked.
|
---|
727 | */
|
---|
728 | if (!cmd->_header.completed && rv == ETIMEOUT) {
|
---|
729 | fibril_mutex_unlock(&cmd->_header.completed_mtx);
|
---|
730 |
|
---|
731 | rv = try_abort_current_command(hc);
|
---|
732 | if (rv)
|
---|
733 | return rv;
|
---|
734 |
|
---|
735 | fibril_mutex_lock(&cmd->_header.completed_mtx);
|
---|
736 | }
|
---|
737 | }
|
---|
738 | fibril_mutex_unlock(&cmd->_header.completed_mtx);
|
---|
739 |
|
---|
740 | return rv;
|
---|
741 | }
|
---|
742 |
|
---|
743 | /**
|
---|
744 | * Issue command and block the current fibril until it is completed or timeout
|
---|
745 | * expires. Nothing is deallocated. Caller should always execute `xhci_cmd_fini`.
|
---|
746 | */
|
---|
747 | errno_t xhci_cmd_sync(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
748 | {
|
---|
749 | assert(hc);
|
---|
750 | assert(cmd);
|
---|
751 |
|
---|
752 | errno_t err;
|
---|
753 |
|
---|
754 | if (!cmd_handlers[cmd->_header.cmd]) {
|
---|
755 | /* Handler not implemented. */
|
---|
756 | return ENOTSUP;
|
---|
757 | }
|
---|
758 |
|
---|
759 | if ((err = cmd_handlers[cmd->_header.cmd](hc, cmd))) {
|
---|
760 | /* Command could not be issued. */
|
---|
761 | return err;
|
---|
762 | }
|
---|
763 |
|
---|
764 | if ((err = wait_for_cmd_completion(hc, cmd))) {
|
---|
765 | /* Command failed. */
|
---|
766 | return err;
|
---|
767 | }
|
---|
768 |
|
---|
769 | switch (cmd->status) {
|
---|
770 | case XHCI_TRBC_SUCCESS:
|
---|
771 | return EOK;
|
---|
772 | case XHCI_TRBC_USB_TRANSACTION_ERROR:
|
---|
773 | return ESTALL;
|
---|
774 | case XHCI_TRBC_RESOURCE_ERROR:
|
---|
775 | case XHCI_TRBC_BANDWIDTH_ERROR:
|
---|
776 | case XHCI_TRBC_NO_SLOTS_ERROR:
|
---|
777 | return ELIMIT;
|
---|
778 | case XHCI_TRBC_SLOT_NOT_ENABLED_ERROR:
|
---|
779 | return ENOENT;
|
---|
780 | default:
|
---|
781 | return EINVAL;
|
---|
782 | }
|
---|
783 | }
|
---|
784 |
|
---|
785 | /**
|
---|
786 | * Does the same thing as `xhci_cmd_sync` and executes `xhci_cmd_fini`. This
|
---|
787 | * is a useful shorthand for issuing commands without out parameters.
|
---|
788 | */
|
---|
789 | errno_t xhci_cmd_sync_fini(xhci_hc_t *hc, xhci_cmd_t *cmd)
|
---|
790 | {
|
---|
791 | const errno_t err = xhci_cmd_sync(hc, cmd);
|
---|
792 | xhci_cmd_fini(cmd);
|
---|
793 |
|
---|
794 | return err;
|
---|
795 | }
|
---|
796 |
|
---|
797 | /**
|
---|
798 | * Does the same thing as `xhci_cmd_sync_fini` without blocking the current
|
---|
799 | * fibril. The command is copied to stack memory and `fini` is called upon its completion.
|
---|
800 | */
|
---|
801 | errno_t xhci_cmd_async_fini(xhci_hc_t *hc, xhci_cmd_t *stack_cmd)
|
---|
802 | {
|
---|
803 | assert(hc);
|
---|
804 | assert(stack_cmd);
|
---|
805 |
|
---|
806 | /* Save the command for later. */
|
---|
807 | xhci_cmd_t *heap_cmd = (xhci_cmd_t *) malloc(sizeof(xhci_cmd_t));
|
---|
808 | if (!heap_cmd) {
|
---|
809 | return ENOMEM;
|
---|
810 | }
|
---|
811 |
|
---|
812 | /* TODO: Is this good for the mutex and the condvar? */
|
---|
813 | memcpy(heap_cmd, stack_cmd, sizeof(xhci_cmd_t));
|
---|
814 | heap_cmd->_header.async = true;
|
---|
815 |
|
---|
816 | /* Issue the command. */
|
---|
817 | errno_t err;
|
---|
818 |
|
---|
819 | if (!cmd_handlers[heap_cmd->_header.cmd]) {
|
---|
820 | /* Handler not implemented. */
|
---|
821 | err = ENOTSUP;
|
---|
822 | goto err_heap_cmd;
|
---|
823 | }
|
---|
824 |
|
---|
825 | if ((err = cmd_handlers[heap_cmd->_header.cmd](hc, heap_cmd))) {
|
---|
826 | /* Command could not be issued. */
|
---|
827 | goto err_heap_cmd;
|
---|
828 | }
|
---|
829 |
|
---|
830 | return EOK;
|
---|
831 |
|
---|
832 | err_heap_cmd:
|
---|
833 | free(heap_cmd);
|
---|
834 | return err;
|
---|
835 | }
|
---|
836 |
|
---|
837 | /**
|
---|
838 | * @}
|
---|
839 | */
|
---|