source: mainline/uspace/drv/bus/usb/uhci/uhci_batch.c@ c3d926f3

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since c3d926f3 was 5fd9c30, checked in by Ondřej Hlavatý <aearsis@…>, 8 years ago

usbhost refactoring: let transfer_batch be initialized by bus

Currently makes older HCs fail, work in progress.

  • Property mode set to 100644
File size: 10.4 KB
Line 
1/*
2 * Copyright (c) 2011 Jan Vesely
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29/** @addtogroup drvusbuhcihc
30 * @{
31 */
32/** @file
33 * @brief UHCI driver USB transfer structure
34 */
35
36#include <assert.h>
37#include <errno.h>
38#include <macros.h>
39#include <mem.h>
40#include <stdlib.h>
41
42#include <usb/usb.h>
43#include <usb/debug.h>
44#include <usb/host/endpoint.h>
45#include <usb/host/utils/malloc32.h>
46
47#include "uhci_batch.h"
48#include "hw_struct/transfer_descriptor.h"
49
50#define DEFAULT_ERROR_COUNT 3
51
52/** Transfer batch setup table. */
53static void (*const batch_setup[])(uhci_transfer_batch_t*);
54
55/** Destroys uhci_transfer_batch_t structure.
56 *
57 * @param[in] uhci_batch Instance to destroy.
58 */
59void uhci_transfer_batch_destroy(uhci_transfer_batch_t *uhci_batch)
60{
61 assert(uhci_batch);
62 free32(uhci_batch->device_buffer);
63 free(uhci_batch);
64}
65
66/** Allocate memory and initialize internal data structure.
67 *
68 * @param[in] usb_batch Pointer to generic USB batch structure.
69 * @return Valid pointer if all structures were successfully created,
70 * NULL otherwise.
71 */
72uhci_transfer_batch_t * uhci_transfer_batch_create(endpoint_t *ep)
73{
74 uhci_transfer_batch_t *uhci_batch =
75 calloc(1, sizeof(uhci_transfer_batch_t));
76 if (!uhci_batch) {
77 usb_log_error("Failed to allocate UHCI batch.\n");
78 return NULL;
79 }
80
81 usb_transfer_batch_init(&uhci_batch->base, ep);
82
83 link_initialize(&uhci_batch->link);
84 return uhci_batch;
85}
86
87/* Prepares batch for commiting.
88 *
89 * Determines the number of needed transfer descriptors (TDs).
90 * Prepares a transport buffer (that is accessible by the hardware).
91 * Initializes parameters needed for the transfer and callback.
92 */
93int uhci_transfer_batch_prepare(uhci_transfer_batch_t *uhci_batch)
94{
95 static_assert((sizeof(td_t) % 16) == 0);
96
97 usb_transfer_batch_t *usb_batch = &uhci_batch->base;
98
99 uhci_batch->td_count = (usb_batch->buffer_size + usb_batch->ep->max_packet_size - 1)
100 / usb_batch->ep->max_packet_size;
101
102 if (usb_batch->ep->transfer_type == USB_TRANSFER_CONTROL) {
103 uhci_batch->td_count += 2;
104 }
105
106 const size_t setup_size = (uhci_batch->base.ep->transfer_type == USB_TRANSFER_CONTROL)
107 ? USB_SETUP_PACKET_SIZE
108 : 0;
109
110 const size_t total_size = (sizeof(td_t) * uhci_batch->td_count)
111 + sizeof(qh_t) + setup_size + usb_batch->buffer_size;
112 uhci_batch->device_buffer = malloc32(total_size);
113 if (!uhci_batch->device_buffer) {
114 usb_log_error("Failed to allocate UHCI buffer.\n");
115 return ENOMEM;
116 }
117 memset(uhci_batch->device_buffer, 0, total_size);
118
119 uhci_batch->tds = uhci_batch->device_buffer;
120 uhci_batch->qh =
121 (uhci_batch->device_buffer + (sizeof(td_t) * uhci_batch->td_count));
122
123 qh_init(uhci_batch->qh);
124 qh_set_element_td(uhci_batch->qh, &uhci_batch->tds[0]);
125
126 void *dest =
127 uhci_batch->device_buffer + (sizeof(td_t) * uhci_batch->td_count)
128 + sizeof(qh_t);
129 /* Copy SETUP packet data to the device buffer */
130 memcpy(dest, usb_batch->setup.buffer, setup_size);
131 dest += setup_size;
132 /* Copy generic data unless they are provided by the device */
133 if (usb_batch->ep->direction != USB_DIRECTION_IN) {
134 memcpy(dest, usb_batch->buffer, usb_batch->buffer_size);
135 }
136 usb_log_debug2("Batch %p " USB_TRANSFER_BATCH_FMT
137 " memory structures ready.\n", usb_batch,
138 USB_TRANSFER_BATCH_ARGS(*usb_batch));
139
140 assert(batch_setup[usb_batch->ep->transfer_type]);
141 batch_setup[usb_batch->ep->transfer_type](uhci_batch);
142
143 return EOK;
144}
145
146/** Check batch TDs for activity.
147 *
148 * @param[in] uhci_batch Batch structure to use.
149 * @return False, if there is an active TD, true otherwise.
150 *
151 * Walk all TDs. Stop with false if there is an active one (it is to be
152 * processed). Stop with true if an error is found. Return true if the last TD
153 * is reached.
154 */
155bool uhci_transfer_batch_check_completed(uhci_transfer_batch_t *uhci_batch)
156{
157 assert(uhci_batch);
158
159 usb_log_debug2("Batch %p " USB_TRANSFER_BATCH_FMT
160 " checking %zu transfer(s) for completion.\n",
161 uhci_batch->usb_batch,
162 USB_TRANSFER_BATCH_ARGS(*uhci_batch->usb_batch),
163 uhci_batch->td_count);
164 uhci_batch->base.transfered_size = 0;
165
166 for (size_t i = 0;i < uhci_batch->td_count; ++i) {
167 if (td_is_active(&uhci_batch->tds[i])) {
168 return false;
169 }
170
171 uhci_batch->base.error = td_status(&uhci_batch->tds[i]);
172 if (uhci_batch->base.error != EOK) {
173 assert(uhci_batch->base.ep != NULL);
174
175 usb_log_debug("Batch %p found error TD(%zu->%p):%"
176 PRIx32 ".\n", uhci_batch->usb_batch, i,
177 &uhci_batch->tds[i], uhci_batch->tds[i].status);
178 td_print_status(&uhci_batch->tds[i]);
179
180 endpoint_toggle_set(uhci_batch->base.ep,
181 td_toggle(&uhci_batch->tds[i]));
182 if (i > 0)
183 goto substract_ret;
184 return true;
185 }
186
187 uhci_batch->base.transfered_size
188 += td_act_size(&uhci_batch->tds[i]);
189 if (td_is_short(&uhci_batch->tds[i]))
190 goto substract_ret;
191 }
192substract_ret:
193 if (uhci_batch->base.ep->transfer_type == USB_TRANSFER_CONTROL)
194 uhci_batch->base.transfered_size -= USB_SETUP_PACKET_SIZE;
195 return true;
196}
197
198/** Direction to pid conversion table */
199static const usb_packet_id direction_pids[] = {
200 [USB_DIRECTION_IN] = USB_PID_IN,
201 [USB_DIRECTION_OUT] = USB_PID_OUT,
202};
203
204/** Prepare generic data transfer
205 *
206 * @param[in] uhci_batch Batch structure to use.
207 * @param[in] dir Communication direction.
208 *
209 * Transactions with alternating toggle bit and supplied pid value.
210 * The last transfer is marked with IOC flag.
211 */
212static void batch_data(uhci_transfer_batch_t *uhci_batch)
213{
214 assert(uhci_batch);
215
216 usb_direction_t dir = uhci_batch->base.dir;
217 assert(dir == USB_DIRECTION_OUT || dir == USB_DIRECTION_IN);
218
219
220 const usb_packet_id pid = direction_pids[dir];
221 const bool low_speed =
222 uhci_batch->base.ep->speed == USB_SPEED_LOW;
223 const size_t mps = uhci_batch->base.ep->max_packet_size;
224 const usb_target_t target = uhci_batch->base.ep->target;
225
226 int toggle = endpoint_toggle_get(uhci_batch->base.ep);
227 assert(toggle == 0 || toggle == 1);
228
229 size_t td = 0;
230 size_t remain_size = uhci_batch->base.buffer_size;
231 char *buffer = uhci_transfer_batch_data_buffer(uhci_batch);
232
233 while (remain_size > 0) {
234 const size_t packet_size = min(remain_size, mps);
235
236 const td_t *next_td = (td + 1 < uhci_batch->td_count)
237 ? &uhci_batch->tds[td + 1] : NULL;
238
239 assert(td < uhci_batch->td_count);
240 td_init(
241 &uhci_batch->tds[td], DEFAULT_ERROR_COUNT, packet_size,
242 toggle, false, low_speed, target, pid, buffer, next_td);
243
244 ++td;
245 toggle = 1 - toggle;
246 buffer += packet_size;
247 remain_size -= packet_size;
248 }
249 td_set_ioc(&uhci_batch->tds[td - 1]);
250 endpoint_toggle_set(uhci_batch->base.ep, toggle);
251 usb_log_debug2(
252 "Batch %p %s %s " USB_TRANSFER_BATCH_FMT " initialized.\n", \
253 uhci_batch->usb_batch,
254 usb_str_transfer_type(uhci_batch->base.ep->transfer_type),
255 usb_str_direction(uhci_batch->base.ep->direction),
256 USB_TRANSFER_BATCH_ARGS(*uhci_batch->usb_batch));
257}
258
259/** Prepare generic control transfer
260 *
261 * @param[in] uhci_batch Batch structure to use.
262 * @param[in] dir Communication direction.
263 *
264 * Setup stage with toggle 0 and USB_PID_SETUP.
265 * Data stage with alternating toggle and pid determined by the communication
266 * direction.
267 * Status stage with toggle 1 and pid determined by the communication direction.
268 * The last transfer is marked with IOC.
269 */
270static void batch_control(uhci_transfer_batch_t *uhci_batch)
271{
272 assert(uhci_batch);
273
274 usb_direction_t dir = uhci_batch->base.dir;
275 assert(dir == USB_DIRECTION_OUT || dir == USB_DIRECTION_IN);
276 assert(uhci_batch->td_count >= 2);
277 static const usb_packet_id status_stage_pids[] = {
278 [USB_DIRECTION_IN] = USB_PID_OUT,
279 [USB_DIRECTION_OUT] = USB_PID_IN,
280 };
281
282 const usb_packet_id data_stage_pid = direction_pids[dir];
283 const usb_packet_id status_stage_pid = status_stage_pids[dir];
284 const bool low_speed =
285 uhci_batch->base.ep->speed == USB_SPEED_LOW;
286 const size_t mps = uhci_batch->base.ep->max_packet_size;
287 const usb_target_t target = uhci_batch->base.ep->target;
288
289 /* setup stage */
290 td_init(
291 &uhci_batch->tds[0], DEFAULT_ERROR_COUNT,
292 USB_SETUP_PACKET_SIZE, 0, false,
293 low_speed, target, USB_PID_SETUP,
294 uhci_transfer_batch_setup_buffer(uhci_batch), &uhci_batch->tds[1]);
295
296 /* data stage */
297 size_t td = 1;
298 unsigned toggle = 1;
299 size_t remain_size = uhci_batch->base.buffer_size;
300 char *buffer = uhci_transfer_batch_data_buffer(uhci_batch);
301
302 while (remain_size > 0) {
303 const size_t packet_size = min(remain_size, mps);
304
305 td_init(
306 &uhci_batch->tds[td], DEFAULT_ERROR_COUNT, packet_size,
307 toggle, false, low_speed, target, data_stage_pid,
308 buffer, &uhci_batch->tds[td + 1]);
309
310 ++td;
311 toggle = 1 - toggle;
312 buffer += packet_size;
313 remain_size -= packet_size;
314 assert(td < uhci_batch->td_count);
315 }
316
317 /* status stage */
318 assert(td == uhci_batch->td_count - 1);
319
320 td_init(
321 &uhci_batch->tds[td], DEFAULT_ERROR_COUNT, 0, 1, false, low_speed,
322 target, status_stage_pid, NULL, NULL);
323 td_set_ioc(&uhci_batch->tds[td]);
324
325 usb_log_debug2("Control last TD status: %x.\n",
326 uhci_batch->tds[td].status);
327}
328
329static void (*const batch_setup[])(uhci_transfer_batch_t*) =
330{
331 [USB_TRANSFER_CONTROL] = batch_control,
332 [USB_TRANSFER_BULK] = batch_data,
333 [USB_TRANSFER_INTERRUPT] = batch_data,
334 [USB_TRANSFER_ISOCHRONOUS] = NULL,
335};
336/**
337 * @}
338 */
Note: See TracBrowser for help on using the repository browser.