| 1 | /*
|
|---|
| 2 | * Copyright (c) 2011 Jan Vesely
|
|---|
| 3 | * Copyright (c) 2018 Ondrej Hlavaty
|
|---|
| 4 | * All rights reserved.
|
|---|
| 5 | *
|
|---|
| 6 | * Redistribution and use in source and binary forms, with or without
|
|---|
| 7 | * modification, are permitted provided that the following conditions
|
|---|
| 8 | * are met:
|
|---|
| 9 | *
|
|---|
| 10 | * - Redistributions of source code must retain the above copyright
|
|---|
| 11 | * notice, this list of conditions and the following disclaimer.
|
|---|
| 12 | * - Redistributions in binary form must reproduce the above copyright
|
|---|
| 13 | * notice, this list of conditions and the following disclaimer in the
|
|---|
| 14 | * documentation and/or other materials provided with the distribution.
|
|---|
| 15 | * - The name of the author may not be used to endorse or promote products
|
|---|
| 16 | * derived from this software without specific prior written permission.
|
|---|
| 17 | *
|
|---|
| 18 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 19 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 20 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 21 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 22 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 23 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 24 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 25 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 26 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 27 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 28 | */
|
|---|
| 29 |
|
|---|
| 30 | /** @addtogroup drvusbohci
|
|---|
| 31 | * @{
|
|---|
| 32 | */
|
|---|
| 33 | /** @file
|
|---|
| 34 | * @brief OHCI driver USB transaction structure
|
|---|
| 35 | */
|
|---|
| 36 |
|
|---|
| 37 | #include <assert.h>
|
|---|
| 38 | #include <errno.h>
|
|---|
| 39 | #include <macros.h>
|
|---|
| 40 | #include <mem.h>
|
|---|
| 41 | #include <stdbool.h>
|
|---|
| 42 |
|
|---|
| 43 | #include <usb/usb.h>
|
|---|
| 44 | #include <usb/debug.h>
|
|---|
| 45 | #include <usb/host/utils/malloc32.h>
|
|---|
| 46 |
|
|---|
| 47 | #include "ohci_batch.h"
|
|---|
| 48 | #include "ohci_bus.h"
|
|---|
| 49 |
|
|---|
| 50 | static void (*const batch_setup[])(ohci_transfer_batch_t *);
|
|---|
| 51 |
|
|---|
| 52 | /** Safely destructs ohci_transfer_batch_t structure
|
|---|
| 53 | *
|
|---|
| 54 | * @param[in] ohci_batch Instance to destroy.
|
|---|
| 55 | */
|
|---|
| 56 | void ohci_transfer_batch_destroy(ohci_transfer_batch_t *ohci_batch)
|
|---|
| 57 | {
|
|---|
| 58 | assert(ohci_batch);
|
|---|
| 59 | dma_buffer_free(&ohci_batch->ohci_dma_buffer);
|
|---|
| 60 | free(ohci_batch);
|
|---|
| 61 | }
|
|---|
| 62 |
|
|---|
| 63 | /** Allocate memory and initialize internal data structure.
|
|---|
| 64 | *
|
|---|
| 65 | * @param[in] ep Endpoint for which the batch will be created
|
|---|
| 66 | * @return Valid pointer if all structures were successfully created,
|
|---|
| 67 | * NULL otherwise.
|
|---|
| 68 | */
|
|---|
| 69 | ohci_transfer_batch_t *ohci_transfer_batch_create(endpoint_t *ep)
|
|---|
| 70 | {
|
|---|
| 71 | assert(ep);
|
|---|
| 72 |
|
|---|
| 73 | ohci_transfer_batch_t *ohci_batch =
|
|---|
| 74 | calloc(1, sizeof(ohci_transfer_batch_t));
|
|---|
| 75 | if (!ohci_batch) {
|
|---|
| 76 | usb_log_error("Failed to allocate OHCI batch data.");
|
|---|
| 77 | return NULL;
|
|---|
| 78 | }
|
|---|
| 79 |
|
|---|
| 80 | usb_transfer_batch_init(&ohci_batch->base, ep);
|
|---|
| 81 |
|
|---|
| 82 | return ohci_batch;
|
|---|
| 83 | }
|
|---|
| 84 |
|
|---|
| 85 | /** Prepares a batch to be sent.
|
|---|
| 86 | *
|
|---|
| 87 | * Determines the number of needed transfer descriptors (TDs).
|
|---|
| 88 | * Prepares a transport buffer (that is accessible by the hardware).
|
|---|
| 89 | * Initializes parameters needed for the transfer and callback.
|
|---|
| 90 | */
|
|---|
| 91 | int ohci_transfer_batch_prepare(ohci_transfer_batch_t *ohci_batch)
|
|---|
| 92 | {
|
|---|
| 93 | assert(ohci_batch);
|
|---|
| 94 | usb_transfer_batch_t *usb_batch = &ohci_batch->base;
|
|---|
| 95 |
|
|---|
| 96 | if (!batch_setup[usb_batch->ep->transfer_type])
|
|---|
| 97 | return ENOTSUP;
|
|---|
| 98 |
|
|---|
| 99 | ohci_batch->td_count = (usb_batch->size + OHCI_TD_MAX_TRANSFER - 1) /
|
|---|
| 100 | OHCI_TD_MAX_TRANSFER;
|
|---|
| 101 | /* Control transfer need Setup and Status stage */
|
|---|
| 102 | if (usb_batch->ep->transfer_type == USB_TRANSFER_CONTROL) {
|
|---|
| 103 | ohci_batch->td_count += 2;
|
|---|
| 104 | }
|
|---|
| 105 |
|
|---|
| 106 | /* Alloc one more to NULL terminate */
|
|---|
| 107 | ohci_batch->tds = calloc(ohci_batch->td_count + 1, sizeof(td_t *));
|
|---|
| 108 | if (!ohci_batch->tds)
|
|---|
| 109 | return ENOMEM;
|
|---|
| 110 |
|
|---|
| 111 | const size_t td_size = ohci_batch->td_count * sizeof(td_t);
|
|---|
| 112 | const size_t setup_size = (usb_batch->ep->transfer_type == USB_TRANSFER_CONTROL) ?
|
|---|
| 113 | USB_SETUP_PACKET_SIZE :
|
|---|
| 114 | 0;
|
|---|
| 115 |
|
|---|
| 116 | if (dma_buffer_alloc(&ohci_batch->ohci_dma_buffer, td_size + setup_size)) {
|
|---|
| 117 | usb_log_error("Failed to allocate OHCI DMA buffer.");
|
|---|
| 118 | return ENOMEM;
|
|---|
| 119 | }
|
|---|
| 120 |
|
|---|
| 121 | td_t *tds = ohci_batch->ohci_dma_buffer.virt;
|
|---|
| 122 |
|
|---|
| 123 | for (size_t i = 0; i < ohci_batch->td_count; i++)
|
|---|
| 124 | ohci_batch->tds[i] = &tds[i];
|
|---|
| 125 |
|
|---|
| 126 | /* Presence of this terminator makes TD initialization easier */
|
|---|
| 127 | ohci_batch->tds[ohci_batch->td_count] = NULL;
|
|---|
| 128 |
|
|---|
| 129 | ohci_batch->setup_buffer = (void *) (&tds[ohci_batch->td_count]);
|
|---|
| 130 | memcpy(ohci_batch->setup_buffer, usb_batch->setup.buffer, setup_size);
|
|---|
| 131 |
|
|---|
| 132 | ohci_batch->data_buffer = usb_batch->dma_buffer.virt;
|
|---|
| 133 |
|
|---|
| 134 | batch_setup[usb_batch->ep->transfer_type](ohci_batch);
|
|---|
| 135 |
|
|---|
| 136 | return EOK;
|
|---|
| 137 | }
|
|---|
| 138 |
|
|---|
| 139 | /** Check batch TDs' status.
|
|---|
| 140 | *
|
|---|
| 141 | * @param[in] ohci_batch Batch structure to use.
|
|---|
| 142 | * @return False, if there is an active TD, true otherwise.
|
|---|
| 143 | *
|
|---|
| 144 | * Walk all TDs (usually there is just one). Stop with false if there is an
|
|---|
| 145 | * active TD. Stop with true if an error is found. Return true if the walk
|
|---|
| 146 | * completes with the last TD.
|
|---|
| 147 | */
|
|---|
| 148 | bool ohci_transfer_batch_check_completed(ohci_transfer_batch_t *ohci_batch)
|
|---|
| 149 | {
|
|---|
| 150 | assert(ohci_batch);
|
|---|
| 151 |
|
|---|
| 152 | usb_transfer_batch_t *usb_batch = &ohci_batch->base;
|
|---|
| 153 | ohci_endpoint_t *ohci_ep = ohci_endpoint_get(usb_batch->ep);
|
|---|
| 154 | assert(ohci_ep);
|
|---|
| 155 |
|
|---|
| 156 | usb_log_debug("Batch %p checking %zu td(s) for completion.",
|
|---|
| 157 | ohci_batch, ohci_batch->td_count);
|
|---|
| 158 | usb_log_debug2("ED: %08x:%08x:%08x:%08x.",
|
|---|
| 159 | ohci_ep->ed->status, ohci_ep->ed->td_head,
|
|---|
| 160 | ohci_ep->ed->td_tail, ohci_ep->ed->next);
|
|---|
| 161 |
|
|---|
| 162 | if (!ed_inactive(ohci_ep->ed) && ed_transfer_pending(ohci_ep->ed))
|
|---|
| 163 | return false;
|
|---|
| 164 |
|
|---|
| 165 | /*
|
|---|
| 166 | * Now we may be sure that either the ED is inactive because of errors
|
|---|
| 167 | * or all transfer descriptors completed successfully
|
|---|
| 168 | */
|
|---|
| 169 |
|
|---|
| 170 | /* Assume all data got through */
|
|---|
| 171 | usb_batch->transferred_size = usb_batch->size;
|
|---|
| 172 |
|
|---|
| 173 | /* Check all TDs */
|
|---|
| 174 | for (size_t i = 0; i < ohci_batch->td_count; ++i) {
|
|---|
| 175 | assert(ohci_batch->tds[i] != NULL);
|
|---|
| 176 | usb_log_debug("TD %zu: %08x:%08x:%08x:%08x.", i,
|
|---|
| 177 | ohci_batch->tds[i]->status, ohci_batch->tds[i]->cbp,
|
|---|
| 178 | ohci_batch->tds[i]->next, ohci_batch->tds[i]->be);
|
|---|
| 179 |
|
|---|
| 180 | usb_batch->error = td_error(ohci_batch->tds[i]);
|
|---|
| 181 | if (usb_batch->error == EOK) {
|
|---|
| 182 | /*
|
|---|
| 183 | * If the TD got all its data through, it will report
|
|---|
| 184 | * 0 bytes remain, the sole exception is INPUT with
|
|---|
| 185 | * data rounding flag (short), i.e. every INPUT.
|
|---|
| 186 | * Nice thing is that short packets will correctly
|
|---|
| 187 | * report remaining data, thus making this computation
|
|---|
| 188 | * correct (short packets need to be produced by the
|
|---|
| 189 | * last TD)
|
|---|
| 190 | * NOTE: This also works for CONTROL transfer as
|
|---|
| 191 | * the first TD will return 0 remain.
|
|---|
| 192 | * NOTE: Short packets don't break the assumption that
|
|---|
| 193 | * we leave the very last(unused) TD behind.
|
|---|
| 194 | */
|
|---|
| 195 | usb_batch->transferred_size -=
|
|---|
| 196 | td_remain_size(ohci_batch->tds[i]);
|
|---|
| 197 | } else {
|
|---|
| 198 | usb_log_debug("Batch %p found error TD(%zu):%08x.",
|
|---|
| 199 | ohci_batch, i, ohci_batch->tds[i]->status);
|
|---|
| 200 |
|
|---|
| 201 | /* ED should be stopped because of errors */
|
|---|
| 202 | assert((ohci_ep->ed->td_head & ED_TDHEAD_HALTED_FLAG) != 0);
|
|---|
| 203 |
|
|---|
| 204 | /*
|
|---|
| 205 | * We don't care where the processing stopped, we just
|
|---|
| 206 | * need to make sure it's not using any of the TDs owned
|
|---|
| 207 | * by the transfer.
|
|---|
| 208 | *
|
|---|
| 209 | * As the chain is terminated by a TD in ownership of
|
|---|
| 210 | * the EP, set it.
|
|---|
| 211 | */
|
|---|
| 212 | ed_set_head_td(ohci_ep->ed, ohci_ep->tds[0]);
|
|---|
| 213 |
|
|---|
| 214 | /* Clear the halted condition for the next transfer */
|
|---|
| 215 | ed_clear_halt(ohci_ep->ed);
|
|---|
| 216 | break;
|
|---|
| 217 | }
|
|---|
| 218 | }
|
|---|
| 219 | assert(usb_batch->transferred_size <= usb_batch->size);
|
|---|
| 220 |
|
|---|
| 221 | /* Make sure that we are leaving the right TD behind */
|
|---|
| 222 | assert(addr_to_phys(ohci_ep->tds[0]) == ed_tail_td(ohci_ep->ed));
|
|---|
| 223 | assert(ed_tail_td(ohci_ep->ed) == ed_head_td(ohci_ep->ed));
|
|---|
| 224 |
|
|---|
| 225 | return true;
|
|---|
| 226 | }
|
|---|
| 227 |
|
|---|
| 228 | /** Starts execution of the TD list
|
|---|
| 229 | *
|
|---|
| 230 | * @param[in] ohci_batch Batch structure to use
|
|---|
| 231 | */
|
|---|
| 232 | void ohci_transfer_batch_commit(const ohci_transfer_batch_t *ohci_batch)
|
|---|
| 233 | {
|
|---|
| 234 | assert(ohci_batch);
|
|---|
| 235 |
|
|---|
| 236 | ohci_endpoint_t *ohci_ep = ohci_endpoint_get(ohci_batch->base.ep);
|
|---|
| 237 |
|
|---|
| 238 | usb_log_debug("Using ED(%p): %08x:%08x:%08x:%08x.", ohci_ep->ed,
|
|---|
| 239 | ohci_ep->ed->status, ohci_ep->ed->td_tail,
|
|---|
| 240 | ohci_ep->ed->td_head, ohci_ep->ed->next);
|
|---|
| 241 |
|
|---|
| 242 | /*
|
|---|
| 243 | * According to spec, we need to copy the first TD to the currently
|
|---|
| 244 | * enqueued one.
|
|---|
| 245 | */
|
|---|
| 246 | memcpy(ohci_ep->tds[0], ohci_batch->tds[0], sizeof(td_t));
|
|---|
| 247 | ohci_batch->tds[0] = ohci_ep->tds[0];
|
|---|
| 248 |
|
|---|
| 249 | td_t *last = ohci_batch->tds[ohci_batch->td_count - 1];
|
|---|
| 250 | td_set_next(last, ohci_ep->tds[1]);
|
|---|
| 251 |
|
|---|
| 252 | ed_set_tail_td(ohci_ep->ed, ohci_ep->tds[1]);
|
|---|
| 253 |
|
|---|
| 254 | /* Swap the EP TDs for the next transfer */
|
|---|
| 255 | td_t *tmp = ohci_ep->tds[0];
|
|---|
| 256 | ohci_ep->tds[0] = ohci_ep->tds[1];
|
|---|
| 257 | ohci_ep->tds[1] = tmp;
|
|---|
| 258 | }
|
|---|
| 259 |
|
|---|
| 260 | /** Prepare generic control transfer
|
|---|
| 261 | *
|
|---|
| 262 | * @param[in] ohci_batch Batch structure to use.
|
|---|
| 263 | * @param[in] dir Communication direction
|
|---|
| 264 | *
|
|---|
| 265 | * Setup stage with toggle 0 and direction BOTH(SETUP_PID)
|
|---|
| 266 | * Data stage with alternating toggle and direction supplied by parameter.
|
|---|
| 267 | * Status stage with toggle 1 and direction supplied by parameter.
|
|---|
| 268 | */
|
|---|
| 269 | static void batch_control(ohci_transfer_batch_t *ohci_batch)
|
|---|
| 270 | {
|
|---|
| 271 | assert(ohci_batch);
|
|---|
| 272 |
|
|---|
| 273 | usb_direction_t dir = ohci_batch->base.dir;
|
|---|
| 274 | assert(dir == USB_DIRECTION_IN || dir == USB_DIRECTION_OUT);
|
|---|
| 275 |
|
|---|
| 276 | static const usb_direction_t reverse_dir[] = {
|
|---|
| 277 | [USB_DIRECTION_IN] = USB_DIRECTION_OUT,
|
|---|
| 278 | [USB_DIRECTION_OUT] = USB_DIRECTION_IN,
|
|---|
| 279 | };
|
|---|
| 280 |
|
|---|
| 281 | int toggle = 0;
|
|---|
| 282 | const usb_direction_t data_dir = dir;
|
|---|
| 283 | const usb_direction_t status_dir = reverse_dir[dir];
|
|---|
| 284 |
|
|---|
| 285 | /* Setup stage */
|
|---|
| 286 | td_init(
|
|---|
| 287 | ohci_batch->tds[0], ohci_batch->tds[1], USB_DIRECTION_BOTH,
|
|---|
| 288 | ohci_batch->setup_buffer, USB_SETUP_PACKET_SIZE, toggle);
|
|---|
| 289 | usb_log_debug("Created CONTROL SETUP TD: %08x:%08x:%08x:%08x.",
|
|---|
| 290 | ohci_batch->tds[0]->status, ohci_batch->tds[0]->cbp,
|
|---|
| 291 | ohci_batch->tds[0]->next, ohci_batch->tds[0]->be);
|
|---|
| 292 |
|
|---|
| 293 | /* Data stage */
|
|---|
| 294 | size_t td_current = 1;
|
|---|
| 295 | const char *buffer = ohci_batch->data_buffer;
|
|---|
| 296 | size_t remain_size = ohci_batch->base.size;
|
|---|
| 297 | while (remain_size > 0) {
|
|---|
| 298 | const size_t transfer_size =
|
|---|
| 299 | min(remain_size, OHCI_TD_MAX_TRANSFER);
|
|---|
| 300 | toggle = 1 - toggle;
|
|---|
| 301 |
|
|---|
| 302 | td_init(ohci_batch->tds[td_current],
|
|---|
| 303 | ohci_batch->tds[td_current + 1],
|
|---|
| 304 | data_dir, buffer, transfer_size, toggle);
|
|---|
| 305 | usb_log_debug("Created CONTROL DATA TD: %08x:%08x:%08x:%08x.",
|
|---|
| 306 | ohci_batch->tds[td_current]->status,
|
|---|
| 307 | ohci_batch->tds[td_current]->cbp,
|
|---|
| 308 | ohci_batch->tds[td_current]->next,
|
|---|
| 309 | ohci_batch->tds[td_current]->be);
|
|---|
| 310 |
|
|---|
| 311 | buffer += transfer_size;
|
|---|
| 312 | remain_size -= transfer_size;
|
|---|
| 313 | assert(td_current < ohci_batch->td_count - 1);
|
|---|
| 314 | ++td_current;
|
|---|
| 315 | }
|
|---|
| 316 |
|
|---|
| 317 | /* Status stage */
|
|---|
| 318 | assert(td_current == ohci_batch->td_count - 1);
|
|---|
| 319 | td_init(ohci_batch->tds[td_current], ohci_batch->tds[td_current + 1],
|
|---|
| 320 | status_dir, NULL, 0, 1);
|
|---|
| 321 | usb_log_debug("Created CONTROL STATUS TD: %08x:%08x:%08x:%08x.",
|
|---|
| 322 | ohci_batch->tds[td_current]->status,
|
|---|
| 323 | ohci_batch->tds[td_current]->cbp,
|
|---|
| 324 | ohci_batch->tds[td_current]->next,
|
|---|
| 325 | ohci_batch->tds[td_current]->be);
|
|---|
| 326 | usb_log_debug2(
|
|---|
| 327 | "Batch %p %s %s " USB_TRANSFER_BATCH_FMT " initialized.",
|
|---|
| 328 | &ohci_batch->base,
|
|---|
| 329 | usb_str_transfer_type(ohci_batch->base.ep->transfer_type),
|
|---|
| 330 | usb_str_direction(dir),
|
|---|
| 331 | USB_TRANSFER_BATCH_ARGS(ohci_batch->base));
|
|---|
| 332 | }
|
|---|
| 333 |
|
|---|
| 334 | /** Prepare generic data transfer
|
|---|
| 335 | *
|
|---|
| 336 | * @param[in] ohci_batch Batch structure to use.
|
|---|
| 337 | * @paramp[in] dir Communication direction.
|
|---|
| 338 | *
|
|---|
| 339 | * Direction is supplied by the associated ep and toggle is maintained by the
|
|---|
| 340 | * OHCI hw in ED.
|
|---|
| 341 | */
|
|---|
| 342 | static void batch_data(ohci_transfer_batch_t *ohci_batch)
|
|---|
| 343 | {
|
|---|
| 344 | assert(ohci_batch);
|
|---|
| 345 |
|
|---|
| 346 | usb_direction_t dir = ohci_batch->base.dir;
|
|---|
| 347 | assert(dir == USB_DIRECTION_IN || dir == USB_DIRECTION_OUT);
|
|---|
| 348 |
|
|---|
| 349 | size_t td_current = 0;
|
|---|
| 350 | size_t remain_size = ohci_batch->base.size;
|
|---|
| 351 | char *buffer = ohci_batch->data_buffer;
|
|---|
| 352 | while (remain_size > 0) {
|
|---|
| 353 | const size_t transfer_size = remain_size > OHCI_TD_MAX_TRANSFER ?
|
|---|
| 354 | OHCI_TD_MAX_TRANSFER : remain_size;
|
|---|
| 355 |
|
|---|
| 356 | td_init(
|
|---|
| 357 | ohci_batch->tds[td_current], ohci_batch->tds[td_current + 1],
|
|---|
| 358 | dir, buffer, transfer_size, -1);
|
|---|
| 359 |
|
|---|
| 360 | usb_log_debug("Created DATA TD: %08x:%08x:%08x:%08x.",
|
|---|
| 361 | ohci_batch->tds[td_current]->status,
|
|---|
| 362 | ohci_batch->tds[td_current]->cbp,
|
|---|
| 363 | ohci_batch->tds[td_current]->next,
|
|---|
| 364 | ohci_batch->tds[td_current]->be);
|
|---|
| 365 |
|
|---|
| 366 | buffer += transfer_size;
|
|---|
| 367 | remain_size -= transfer_size;
|
|---|
| 368 | assert(td_current < ohci_batch->td_count);
|
|---|
| 369 | ++td_current;
|
|---|
| 370 | }
|
|---|
| 371 | usb_log_debug2(
|
|---|
| 372 | "Batch %p %s %s " USB_TRANSFER_BATCH_FMT " initialized.",
|
|---|
| 373 | &ohci_batch->base,
|
|---|
| 374 | usb_str_transfer_type(ohci_batch->base.ep->transfer_type),
|
|---|
| 375 | usb_str_direction(dir),
|
|---|
| 376 | USB_TRANSFER_BATCH_ARGS(ohci_batch->base));
|
|---|
| 377 | }
|
|---|
| 378 |
|
|---|
| 379 | /** Transfer setup table. */
|
|---|
| 380 | static void (*const batch_setup[])(ohci_transfer_batch_t *) =
|
|---|
| 381 | {
|
|---|
| 382 | [USB_TRANSFER_CONTROL] = batch_control,
|
|---|
| 383 | [USB_TRANSFER_BULK] = batch_data,
|
|---|
| 384 | [USB_TRANSFER_INTERRUPT] = batch_data,
|
|---|
| 385 | [USB_TRANSFER_ISOCHRONOUS] = NULL,
|
|---|
| 386 | };
|
|---|
| 387 | /**
|
|---|
| 388 | * @}
|
|---|
| 389 | */
|
|---|