[cc1f8d4] | 1 | #
|
---|
| 2 | # Copyright (c) 2005 Martin Decky
|
---|
| 3 | # All rights reserved.
|
---|
| 4 | #
|
---|
| 5 | # Redistribution and use in source and binary forms, with or without
|
---|
| 6 | # modification, are permitted provided that the following conditions
|
---|
| 7 | # are met:
|
---|
| 8 | #
|
---|
| 9 | # - Redistributions of source code must retain the above copyright
|
---|
| 10 | # notice, this list of conditions and the following disclaimer.
|
---|
| 11 | # - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | # notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | # documentation and/or other materials provided with the distribution.
|
---|
| 14 | # - The name of the author may not be used to endorse or promote products
|
---|
| 15 | # derived from this software without specific prior written permission.
|
---|
| 16 | #
|
---|
| 17 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | #
|
---|
| 28 |
|
---|
[2fff3c4] | 29 | arch_src += files(
|
---|
| 30 | 'src/start.S',
|
---|
| 31 | 'src/context.S',
|
---|
| 32 | 'src/mips32.c',
|
---|
| 33 | 'src/asm.S',
|
---|
| 34 | 'src/exception.c',
|
---|
| 35 | 'src/interrupt.c',
|
---|
| 36 | 'src/cache.c',
|
---|
| 37 | 'src/debugger.c',
|
---|
| 38 | 'src/cpu/cpu.c',
|
---|
| 39 | 'src/debug/stacktrace.c',
|
---|
| 40 | 'src/debug/stacktrace_asm.S',
|
---|
| 41 | 'src/mm/km.c',
|
---|
| 42 | 'src/mm/frame.c',
|
---|
| 43 | 'src/mm/page.c',
|
---|
| 44 | 'src/mm/tlb.c',
|
---|
| 45 | 'src/mm/as.c',
|
---|
| 46 | 'src/fpu_context.c',
|
---|
| 47 | 'src/smc.c',
|
---|
| 48 | 'src/smp/smp.c',
|
---|
| 49 | 'src/machine_func.c',
|
---|
| 50 | )
|
---|
| 51 |
|
---|
| 52 | if MACHINE == 'lmalta' or MACHINE == 'bmalta'
|
---|
| 53 | arch_src += files('src/mach/malta/malta.c')
|
---|
| 54 |
|
---|
| 55 | elif MACHINE == 'msim'
|
---|
| 56 | arch_src += files(
|
---|
| 57 | 'src/mach/msim/msim.c',
|
---|
| 58 | 'src/mach/msim/dorder.c',
|
---|
| 59 | )
|
---|
[b696cbf] | 60 |
|
---|
[cd9531d3] | 61 | endif
|
---|
[2fff3c4] | 62 |
|
---|
[63660a3] | 63 |
|
---|
[2fff3c4] | 64 | _check_headers = [
|
---|
| 65 | 'include/arch/istate_struct.h',
|
---|
| 66 | 'include/arch/context_struct.h',
|
---|
| 67 | 'include/arch/fpu_context_struct.h',
|
---|
| 68 | ]
|
---|
| 69 |
|
---|
| 70 | foreach h : _check_headers
|
---|
| 71 | arch_src += [ autocheck.process(h) ]
|
---|
| 72 | endforeach
|
---|