source: mainline/kernel/arch/ia64/include/interrupt.h@ b3f8fb7

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since b3f8fb7 was b3f8fb7, checked in by Martin Decky <martin@…>, 18 years ago

huge type system cleanup
remove cyclical type dependencies across multiple header files
many minor coding style fixes

  • Property mode set to 100644
File size: 3.8 KB
RevLine 
[dbd1059]1/*
[df4ed85]2 * Copyright (c) 2005 Jakub Jermar
[dbd1059]3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * - Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * - Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * - The name of the author may not be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
[06e1e95]29/** @addtogroup ia64interrupt
[b45c443]30 * @{
31 */
32/** @file
33 */
34
[06e1e95]35#ifndef KERN_ia64_INTERRUPT_H_
36#define KERN_ia64_INTERRUPT_H_
[dbd1059]37
[e2ec980f]38#include <arch/types.h>
[2ccd275]39#include <arch/register.h>
[e2ec980f]40
[de57e060]41/** ia64 has 256 INRs. */
42#define INR_COUNT 256
43
44/*
45 * We need to keep this just to compile.
46 * We might eventually move interrupt/ stuff
47 * to genarch.
48 */
49#define IVT_ITEMS 0
50#define IVT_FIRST 0
[953b0f33]51
[2ccd275]52/** External Interrupt vectors. */
[49319ac]53#define INTERRUPT_TIMER 255
[05d9dd89]54#define INTERRUPT_SPURIOUS 15
55
[2ccd275]56/** General Exception codes. */
57#define GE_ILLEGALOP 0
58#define GE_PRIVOP 1
59#define GE_PRIVREG 2
60#define GE_RESREGFLD 3
61#define GE_DISBLDISTRAN 4
62#define GE_ILLEGALDEP 8
63
[154049e]64#define EOI 0 /**< The actual value doesn't matter. */
65
[b3f8fb7]66typedef struct {
67 uint128_t f2;
68 uint128_t f3;
69 uint128_t f4;
70 uint128_t f5;
71 uint128_t f6;
72 uint128_t f7;
73 uint128_t f8;
74 uint128_t f9;
75 uint128_t f10;
76 uint128_t f11;
77 uint128_t f12;
78 uint128_t f13;
79 uint128_t f14;
80 uint128_t f15;
81 uint128_t f16;
82 uint128_t f17;
83 uint128_t f18;
84 uint128_t f19;
85 uint128_t f20;
86 uint128_t f21;
87 uint128_t f22;
88 uint128_t f23;
89 uint128_t f24;
90 uint128_t f25;
91 uint128_t f26;
92 uint128_t f27;
93 uint128_t f28;
94 uint128_t f29;
95 uint128_t f30;
96 uint128_t f31;
[953b0f33]97
[7f1c620]98 uintptr_t ar_bsp;
99 uintptr_t ar_bspstore;
100 uintptr_t ar_bspstore_new;
101 uint64_t ar_rnat;
102 uint64_t ar_ifs;
103 uint64_t ar_pfs;
104 uint64_t ar_rsc;
105 uintptr_t cr_ifa;
[2ccd275]106 cr_isr_t cr_isr;
[7f1c620]107 uintptr_t cr_iipa;
[901122b]108 psr_t cr_ipsr;
[7f1c620]109 uintptr_t cr_iip;
110 uint64_t pr;
111 uintptr_t sp;
[901122b]112
113 /*
114 * The following variables are defined only for break_instruction handler.
115 */
[7f1c620]116 uint64_t in0;
117 uint64_t in1;
118 uint64_t in2;
119 uint64_t in3;
120 uint64_t in4;
[b3f8fb7]121} istate_t;
[e2ec980f]122
[7f1c620]123static inline void istate_set_retaddr(istate_t *istate, uintptr_t retaddr)
[e3c762cd]124{
[ffdfcf0]125 istate->cr_iip = retaddr;
126 istate->cr_ipsr.ri = 0; /* return to instruction slot #0 */
[e3c762cd]127}
128
[7f1c620]129static inline unative_t istate_get_pc(istate_t *istate)
[874621f]130{
131 return istate->cr_iip;
132}
[06e1e95]133
[874621f]134static inline int istate_from_uspace(istate_t *istate)
135{
[de57e060]136 return (istate->cr_iip) < 0xe000000000000000ULL;
[874621f]137}
138
[e2ec980f]139extern void *ivt;
140
[7f1c620]141extern void general_exception(uint64_t vector, istate_t *istate);
142extern int break_instruction(uint64_t vector, istate_t *istate);
143extern void universal_handler(uint64_t vector, istate_t *istate);
144extern void nop_handler(uint64_t vector, istate_t *istate);
145extern void external_interrupt(uint64_t vector, istate_t *istate);
146extern void disabled_fp_register(uint64_t vector, istate_t *istate);
[9e1c942]147
[dbd1059]148#endif
[b45c443]149
[06e1e95]150/** @}
[b45c443]151 */
Note: See TracBrowser for help on using the repository browser.