| 1 | /*
|
|---|
| 2 | * Copyright (c) 2005 Jakub Jermar
|
|---|
| 3 | * All rights reserved.
|
|---|
| 4 | *
|
|---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
|---|
| 6 | * modification, are permitted provided that the following conditions
|
|---|
| 7 | * are met:
|
|---|
| 8 | *
|
|---|
| 9 | * - Redistributions of source code must retain the above copyright
|
|---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
|---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
|---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
|---|
| 13 | * documentation and/or other materials provided with the distribution.
|
|---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
|---|
| 15 | * derived from this software without specific prior written permission.
|
|---|
| 16 | *
|
|---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | /** @addtogroup ia64interrupt
|
|---|
| 30 | * @{
|
|---|
| 31 | */
|
|---|
| 32 | /** @file
|
|---|
| 33 | */
|
|---|
| 34 |
|
|---|
| 35 | #ifndef KERN_ia64_INTERRUPT_H_
|
|---|
| 36 | #define KERN_ia64_INTERRUPT_H_
|
|---|
| 37 |
|
|---|
| 38 | #include <arch/types.h>
|
|---|
| 39 | #include <arch/register.h>
|
|---|
| 40 |
|
|---|
| 41 | /** ia64 has 256 INRs. */
|
|---|
| 42 | #define INR_COUNT 256
|
|---|
| 43 |
|
|---|
| 44 | /*
|
|---|
| 45 | * We need to keep this just to compile.
|
|---|
| 46 | * We might eventually move interrupt/ stuff
|
|---|
| 47 | * to genarch.
|
|---|
| 48 | */
|
|---|
| 49 | #define IVT_ITEMS 0
|
|---|
| 50 | #define IVT_FIRST 0
|
|---|
| 51 |
|
|---|
| 52 | /** External Interrupt vectors. */
|
|---|
| 53 | #define INTERRUPT_TIMER 255
|
|---|
| 54 | #define INTERRUPT_SPURIOUS 15
|
|---|
| 55 |
|
|---|
| 56 | /** General Exception codes. */
|
|---|
| 57 | #define GE_ILLEGALOP 0
|
|---|
| 58 | #define GE_PRIVOP 1
|
|---|
| 59 | #define GE_PRIVREG 2
|
|---|
| 60 | #define GE_RESREGFLD 3
|
|---|
| 61 | #define GE_DISBLDISTRAN 4
|
|---|
| 62 | #define GE_ILLEGALDEP 8
|
|---|
| 63 |
|
|---|
| 64 | #define EOI 0 /**< The actual value doesn't matter. */
|
|---|
| 65 |
|
|---|
| 66 | typedef struct {
|
|---|
| 67 | uint128_t f2;
|
|---|
| 68 | uint128_t f3;
|
|---|
| 69 | uint128_t f4;
|
|---|
| 70 | uint128_t f5;
|
|---|
| 71 | uint128_t f6;
|
|---|
| 72 | uint128_t f7;
|
|---|
| 73 | uint128_t f8;
|
|---|
| 74 | uint128_t f9;
|
|---|
| 75 | uint128_t f10;
|
|---|
| 76 | uint128_t f11;
|
|---|
| 77 | uint128_t f12;
|
|---|
| 78 | uint128_t f13;
|
|---|
| 79 | uint128_t f14;
|
|---|
| 80 | uint128_t f15;
|
|---|
| 81 | uint128_t f16;
|
|---|
| 82 | uint128_t f17;
|
|---|
| 83 | uint128_t f18;
|
|---|
| 84 | uint128_t f19;
|
|---|
| 85 | uint128_t f20;
|
|---|
| 86 | uint128_t f21;
|
|---|
| 87 | uint128_t f22;
|
|---|
| 88 | uint128_t f23;
|
|---|
| 89 | uint128_t f24;
|
|---|
| 90 | uint128_t f25;
|
|---|
| 91 | uint128_t f26;
|
|---|
| 92 | uint128_t f27;
|
|---|
| 93 | uint128_t f28;
|
|---|
| 94 | uint128_t f29;
|
|---|
| 95 | uint128_t f30;
|
|---|
| 96 | uint128_t f31;
|
|---|
| 97 |
|
|---|
| 98 | uintptr_t ar_bsp;
|
|---|
| 99 | uintptr_t ar_bspstore;
|
|---|
| 100 | uintptr_t ar_bspstore_new;
|
|---|
| 101 | uint64_t ar_rnat;
|
|---|
| 102 | uint64_t ar_ifs;
|
|---|
| 103 | uint64_t ar_pfs;
|
|---|
| 104 | uint64_t ar_rsc;
|
|---|
| 105 | uintptr_t cr_ifa;
|
|---|
| 106 | cr_isr_t cr_isr;
|
|---|
| 107 | uintptr_t cr_iipa;
|
|---|
| 108 | psr_t cr_ipsr;
|
|---|
| 109 | uintptr_t cr_iip;
|
|---|
| 110 | uint64_t pr;
|
|---|
| 111 | uintptr_t sp;
|
|---|
| 112 |
|
|---|
| 113 | /*
|
|---|
| 114 | * The following variables are defined only for break_instruction handler.
|
|---|
| 115 | */
|
|---|
| 116 | uint64_t in0;
|
|---|
| 117 | uint64_t in1;
|
|---|
| 118 | uint64_t in2;
|
|---|
| 119 | uint64_t in3;
|
|---|
| 120 | uint64_t in4;
|
|---|
| 121 | } istate_t;
|
|---|
| 122 |
|
|---|
| 123 | static inline void istate_set_retaddr(istate_t *istate, uintptr_t retaddr)
|
|---|
| 124 | {
|
|---|
| 125 | istate->cr_iip = retaddr;
|
|---|
| 126 | istate->cr_ipsr.ri = 0; /* return to instruction slot #0 */
|
|---|
| 127 | }
|
|---|
| 128 |
|
|---|
| 129 | static inline unative_t istate_get_pc(istate_t *istate)
|
|---|
| 130 | {
|
|---|
| 131 | return istate->cr_iip;
|
|---|
| 132 | }
|
|---|
| 133 |
|
|---|
| 134 | static inline int istate_from_uspace(istate_t *istate)
|
|---|
| 135 | {
|
|---|
| 136 | return (istate->cr_iip) < 0xe000000000000000ULL;
|
|---|
| 137 | }
|
|---|
| 138 |
|
|---|
| 139 | extern void *ivt;
|
|---|
| 140 |
|
|---|
| 141 | extern void general_exception(uint64_t vector, istate_t *istate);
|
|---|
| 142 | extern int break_instruction(uint64_t vector, istate_t *istate);
|
|---|
| 143 | extern void universal_handler(uint64_t vector, istate_t *istate);
|
|---|
| 144 | extern void nop_handler(uint64_t vector, istate_t *istate);
|
|---|
| 145 | extern void external_interrupt(uint64_t vector, istate_t *istate);
|
|---|
| 146 | extern void disabled_fp_register(uint64_t vector, istate_t *istate);
|
|---|
| 147 |
|
|---|
| 148 | #endif
|
|---|
| 149 |
|
|---|
| 150 | /** @}
|
|---|
| 151 | */
|
|---|
