source: mainline/kernel/arch/ia32/src/asm.S@ 4d1be48

lfn serial ticket/834-toolchain-update topic/msim-upgrade topic/simplify-dev-export
Last change on this file since 4d1be48 was eee047c, checked in by Jakub Jermar <jakub@…>, 15 years ago

Interrupt handlers should clear the direction flag too.

  • Property mode set to 100644
File size: 9.0 KB
Line 
1#
2# Copyright (c) 2001-2004 Jakub Jermar
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions
7# are met:
8#
9# - Redistributions of source code must retain the above copyright
10# notice, this list of conditions and the following disclaimer.
11# - Redistributions in binary form must reproduce the above copyright
12# notice, this list of conditions and the following disclaimer in the
13# documentation and/or other materials provided with the distribution.
14# - The name of the author may not be used to endorse or promote products
15# derived from this software without specific prior written permission.
16#
17# THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18# IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19# OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20# IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22# NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27#
28
29## very low and hardware-level functions
30
31# Mask for interrupts 0 - 31 (bits 0 - 31) where 0 means that int has no error
32# word and 1 means interrupt with error word
33#define ERROR_WORD_INTERRUPT_LIST 0x00027d00
34
35.text
36
37.global paging_on
38.global enable_l_apic_in_msr
39.global interrupt_handlers
40.global memsetb
41.global memsetw
42.global memcpy
43.global memcpy_from_uspace
44.global memcpy_from_uspace_failover_address
45.global memcpy_to_uspace
46.global memcpy_to_uspace_failover_address
47
48
49# Wrapper for generic memsetb
50memsetb:
51 jmp _memsetb
52
53# Wrapper for generic memsetw
54memsetw:
55 jmp _memsetw
56
57
58#define MEMCPY_DST 4
59#define MEMCPY_SRC 8
60#define MEMCPY_SIZE 12
61
62/** Copy memory to/from userspace.
63 *
64 * This is almost conventional memcpy().
65 * The difference is that there is a failover part
66 * to where control is returned from a page fault
67 * if the page fault occurs during copy_from_uspace()
68 * or copy_to_uspace().
69 *
70 * @param MEMCPY_DST(%esp) Destination address.
71 * @param MEMCPY_SRC(%esp) Source address.
72 * @param MEMCPY_SIZE(%esp) Size.
73 *
74 * @return MEMCPY_DST(%esp) on success and 0 on failure.
75 */
76memcpy:
77memcpy_from_uspace:
78memcpy_to_uspace:
79 movl %edi, %edx /* save %edi */
80 movl %esi, %eax /* save %esi */
81
82 movl MEMCPY_SIZE(%esp), %ecx
83 shrl $2, %ecx /* size / 4 */
84
85 movl MEMCPY_DST(%esp), %edi
86 movl MEMCPY_SRC(%esp), %esi
87
88 rep movsl /* copy whole words */
89
90 movl MEMCPY_SIZE(%esp), %ecx
91 andl $3, %ecx /* size % 4 */
92 jz 0f
93
94 rep movsb /* copy the rest byte by byte */
95
960:
97 movl %edx, %edi
98 movl %eax, %esi
99 movl MEMCPY_DST(%esp), %eax /* MEMCPY_DST(%esp), success */
100 ret
101
102/*
103 * We got here from as_page_fault() after the memory operations
104 * above had caused a page fault.
105 */
106memcpy_from_uspace_failover_address:
107memcpy_to_uspace_failover_address:
108 movl %edx, %edi
109 movl %eax, %esi
110 xorl %eax, %eax /* return 0, failure */
111 ret
112
113## Turn paging on
114#
115# Enable paging and write-back caching in CR0.
116#
117paging_on:
118 movl %cr0, %edx
119 orl $(1 << 31), %edx # paging on
120 # clear Cache Disable and not Write Though
121 andl $~((1 << 30) | (1 << 29)), %edx
122 movl %edx,%cr0
123 jmp 0f
1240:
125 ret
126
127
128## Enable local APIC
129#
130# Enable local APIC in MSR.
131#
132enable_l_apic_in_msr:
133 movl $0x1b, %ecx
134 rdmsr
135 orl $(1 << 11), %eax
136 orl $(0xfee00000), %eax
137 wrmsr
138 ret
139
140# Clear nested flag
141# overwrites %ecx
142.macro CLEAR_NT_FLAG
143 pushfl
144 andl $0xffffbfff, (%esp)
145 popfl
146.endm
147
148/*
149 * The SYSENTER syscall mechanism can be used for syscalls with
150 * four or fewer arguments. To pass these four arguments, we
151 * use four registers: EDX, ECX, EBX, ESI. The syscall number
152 * is passed in EAX. We use EDI to remember the return address
153 * and EBP to remember the stack. The INT-based syscall mechanism
154 * can actually handle six arguments plus the syscall number
155 * entirely in registers.
156 */
157.global sysenter_handler
158sysenter_handler:
159 sti
160 pushl %ebp # remember user stack
161 pushl %edi # remember return user address
162
163 xorl %ebp, %ebp # stop stack traces here
164
165 pushl %gs # remember TLS
166
167 pushl %eax # syscall number
168 subl $8, %esp # unused sixth and fifth argument
169 pushl %esi # fourth argument
170 pushl %ebx # third argument
171 pushl %ecx # second argument
172 pushl %edx # first argument
173
174 movw $16, %ax
175 movw %ax, %ds
176 movw %ax, %es
177
178 cld
179 call syscall_handler
180 addl $28, %esp # remove arguments from stack
181
182 pop %gs # restore TLS
183
184 pop %edx # prepare return EIP for SYSEXIT
185 pop %ecx # prepare userspace ESP for SYSEXIT
186
187 sysexit # return to userspace
188
189
190#define ISTATE_OFFSET_EAX 0
191#define ISTATE_OFFSET_EBX 4
192#define ISTATE_OFFSET_ECX 8
193#define ISTATE_OFFSET_EDX 12
194#define ISTATE_OFFSET_EDI 16
195#define ISTATE_OFFSET_ESI 20
196#define ISTATE_OFFSET_EBP 24
197#define ISTATE_OFFSET_EBP_FRAME 28
198#define ISTATE_OFFSET_EIP_FRAME 32
199#define ISTATE_OFFSET_GS 36
200#define ISTATE_OFFSET_FS 40
201#define ISTATE_OFFSET_ES 44
202#define ISTATE_OFFSET_DS 48
203#define ISTATE_OFFSET_ERROR_WORD 52
204#define ISTATE_OFFSET_EIP 56
205#define ISTATE_OFFSET_CS 60
206#define ISTATE_OFFSET_EFLAGS 64
207#define ISTATE_OFFSET_ESP 68
208#define ISTATE_OFFSET_SS 72
209
210/*
211 * Size of the istate structure without the hardware-saved part and without the
212 * error word.
213 */
214#define ISTATE_SOFT_SIZE 52
215
216## Declare interrupt handlers
217#
218# Declare interrupt handlers for n interrupt
219# vectors starting at vector i.
220#
221# The handlers setup data segment registers
222# and call exc_dispatch().
223#
224#define INTERRUPT_ALIGN 256
225.macro handler i n
226
227.ifeq \i - 0x30 # Syscall handler
228 pushl %ds
229 pushl %es
230 pushl %fs
231 pushl %gs
232
233 #
234 # Push syscall arguments onto the stack
235 #
236 # NOTE: The idea behind the order of arguments passed in registers is to
237 # use all scratch registers first and preserved registers next.
238 # An optimized libc syscall wrapper can make use of this setup.
239 #
240 pushl %eax
241 pushl %ebp
242 pushl %edi
243 pushl %esi
244 pushl %ebx
245 pushl %ecx
246 pushl %edx
247
248 # we must fill the data segment registers
249 movw $16, %ax
250 movw %ax, %ds
251 movw %ax, %es
252
253 xorl %ebp, %ebp
254
255 cld
256 sti
257 # syscall_handler(edx, ecx, ebx, esi, edi, ebp, eax)
258 call syscall_handler
259 cli
260
261 movl 20(%esp), %ebp # restore EBP
262 addl $28, %esp # clean-up of parameters
263
264 popl %gs
265 popl %fs
266 popl %es
267 popl %ds
268
269 CLEAR_NT_FLAG
270 iret
271.else
272 /*
273 * This macro distinguishes between two versions of ia32 exceptions.
274 * One version has error word and the other does not have it.
275 * The latter version fakes the error word on the stack so that the
276 * handlers and istate_t can be the same for both types.
277 */
278.iflt \i - 32
279.if (1 << \i) & ERROR_WORD_INTERRUPT_LIST
280 #
281 # Exception with error word: do nothing
282 #
283.else
284 #
285 # Exception without error word: fake up one
286 #
287 pushl $0
288.endif
289.else
290 #
291 # Interrupt: fake up one
292 #
293 pushl $0
294.endif
295
296 subl $ISTATE_SOFT_SIZE, %esp
297
298 #
299 # Save the general purpose registers.
300 #
301 movl %eax, ISTATE_OFFSET_EAX(%esp)
302 movl %ebx, ISTATE_OFFSET_EBX(%esp)
303 movl %ecx, ISTATE_OFFSET_ECX(%esp)
304 movl %edx, ISTATE_OFFSET_EDX(%esp)
305 movl %edi, ISTATE_OFFSET_EDI(%esp)
306 movl %esi, ISTATE_OFFSET_ESI(%esp)
307 movl %ebp, ISTATE_OFFSET_EBP(%esp)
308
309 #
310 # Save the selector registers.
311 #
312 movl %gs, %eax
313 movl %fs, %ebx
314 movl %es, %ecx
315 movl %ds, %edx
316
317 movl %eax, ISTATE_OFFSET_GS(%esp)
318 movl %ebx, ISTATE_OFFSET_FS(%esp)
319 movl %ecx, ISTATE_OFFSET_ES(%esp)
320 movl %edx, ISTATE_OFFSET_DS(%esp)
321
322 #
323 # Switch to kernel selectors.
324 #
325 movl $16, %eax
326 movl %eax, %ds
327 movl %eax, %es
328
329 #
330 # Imitate a regular stack frame linkage.
331 # Stop stack traces here if we came from userspace.
332 #
333 cmpl $8, ISTATE_OFFSET_CS(%esp)
334 jz 0f
335 xorl %ebp, %ebp
3360: movl %ebp, ISTATE_OFFSET_EBP_FRAME(%esp)
337 movl ISTATE_OFFSET_EIP(%esp), %eax
338 movl %eax, ISTATE_OFFSET_EIP_FRAME(%esp)
339 leal ISTATE_OFFSET_EBP_FRAME(%esp), %ebp
340
341 cld
342
343 pushl %esp # pass istate address
344 pushl $(\i) # pass intnum
345 call exc_dispatch # exc_dispatch(intnum, istate)
346 addl $8, %esp # Clear arguments from the stack
347
348 CLEAR_NT_FLAG
349
350 #
351 # Restore the selector registers.
352 #
353 movl ISTATE_OFFSET_GS(%esp), %eax
354 movl ISTATE_OFFSET_FS(%esp), %ebx
355 movl ISTATE_OFFSET_ES(%esp), %ecx
356 movl ISTATE_OFFSET_DS(%esp), %edx
357
358 movl %eax, %gs
359 movl %ebx, %fs
360 movl %ecx, %es
361 movl %edx, %ds
362
363 #
364 # Restore the scratch registers and the preserved registers the handler
365 # cloberred itself (i.e. EBX and EBP).
366 #
367 movl ISTATE_OFFSET_EAX(%esp), %eax
368 movl ISTATE_OFFSET_EBX(%esp), %ebx
369 movl ISTATE_OFFSET_ECX(%esp), %ecx
370 movl ISTATE_OFFSET_EDX(%esp), %edx
371 movl ISTATE_OFFSET_EBP(%esp), %ebp
372
373 addl $(ISTATE_SOFT_SIZE + 4), %esp
374 iret
375.endif
376
377.align INTERRUPT_ALIGN
378.if (\n- \i) - 1
379 handler "(\i + 1)", \n
380.endif
381.endm
382
383# keep in sync with pm.h !!!
384IDT_ITEMS = 64
385.align INTERRUPT_ALIGN
386interrupt_handlers:
387h_start:
388 handler 0 IDT_ITEMS
389h_end:
390
391.data
392.global interrupt_handler_size
393
394interrupt_handler_size: .long (h_end - h_start) / IDT_ITEMS
Note: See TracBrowser for help on using the repository browser.