[6b781c0] | 1 | /*
|
---|
| 2 | * Copyright (c) 2007 Petr Stepan
|
---|
| 3 | * All rights reserved.
|
---|
| 4 | *
|
---|
| 5 | * Redistribution and use in source and binary forms, with or without
|
---|
| 6 | * modification, are permitted provided that the following conditions
|
---|
| 7 | * are met:
|
---|
| 8 | *
|
---|
| 9 | * - Redistributions of source code must retain the above copyright
|
---|
| 10 | * notice, this list of conditions and the following disclaimer.
|
---|
| 11 | * - Redistributions in binary form must reproduce the above copyright
|
---|
| 12 | * notice, this list of conditions and the following disclaimer in the
|
---|
| 13 | * documentation and/or other materials provided with the distribution.
|
---|
| 14 | * - The name of the author may not be used to endorse or promote products
|
---|
| 15 | * derived from this software without specific prior written permission.
|
---|
| 16 | *
|
---|
| 17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
---|
| 18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
---|
| 19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
---|
| 20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
---|
| 21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
---|
| 22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
---|
| 23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
---|
| 24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
---|
| 25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
---|
| 26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
---|
| 27 | */
|
---|
| 28 |
|
---|
[e762b43] | 29 | /** @addtogroup arm32
|
---|
[6b781c0] | 30 | * @{
|
---|
| 31 | */
|
---|
[c0699467] | 32 | /**
|
---|
[6b781c0] | 33 | * @file
|
---|
| 34 | * @brief Utilities for convenient manipulation with ARM registers.
|
---|
| 35 | */
|
---|
| 36 |
|
---|
| 37 | #ifndef KERN_arm32_REGUTILS_H_
|
---|
| 38 | #define KERN_arm32_REGUTILS_H_
|
---|
| 39 |
|
---|
[c0699467] | 40 | #define STATUS_REG_IRQ_DISABLED_BIT (1 << 7)
|
---|
| 41 | #define STATUS_REG_MODE_MASK 0x1f
|
---|
[6b781c0] | 42 |
|
---|
[71ca5a4] | 43 | #define CP15_R1_MMU_ENABLE_BIT (1 << 0)
|
---|
| 44 | #define CP15_R1_ALIGNMENT_ENABLE_BIT (1 << 1)
|
---|
| 45 | #define CP15_R1_CACHE_ENABLE_BIT (1 << 2)
|
---|
| 46 | #define CP15_R1_BRANCH_PREDICT_BIT (1 << 11)
|
---|
| 47 | #define CP15_R1_INST_CACHE_BIT (1 << 12)
|
---|
[c0699467] | 48 | #define CP15_R1_HIGH_VECTORS_BIT (1 << 13)
|
---|
[71ca5a4] | 49 | #define CP15_R1_ROUND_ROBIN_BIT (1 << 14)
|
---|
| 50 | #define CP15_R1_HA_ENABLE_BIT (1 << 17)
|
---|
| 51 | #define CP15_R1_WXN_BIT (1 << 19) /* Only if virt. supported */
|
---|
| 52 | #define CP15_R1_UWXN_BIT (1 << 20) /* Only if virt. supported */
|
---|
| 53 | #define CP15_R1_FI_BIT (1 << 21)
|
---|
| 54 | #define CP15_R1_VE_BIT (1 << 24)
|
---|
| 55 | #define CP15_R1_EE_BIT (1 << 25)
|
---|
| 56 | #define CP15_R1_NMFI_BIT (1 << 27)
|
---|
| 57 | #define CP15_R1_TRE_BIT (1 << 28)
|
---|
| 58 | #define CP15_R1_AFE_BIT (1 << 29)
|
---|
[6b781c0] | 59 |
|
---|
| 60 | /* ARM Processor Operation Modes */
|
---|
[c0699467] | 61 | #define USER_MODE 0x10
|
---|
| 62 | #define FIQ_MODE 0x11
|
---|
| 63 | #define IRQ_MODE 0x12
|
---|
| 64 | #define SUPERVISOR_MODE 0x13
|
---|
| 65 | #define ABORT_MODE 0x17
|
---|
| 66 | #define UNDEFINED_MODE 0x1b
|
---|
| 67 | #define SYSTEM_MODE 0x1f
|
---|
[6b781c0] | 68 |
|
---|
| 69 | /* [CS]PRS manipulation macros */
|
---|
[c0699467] | 70 | #define GEN_STATUS_READ(nm, reg) \
|
---|
| 71 | static inline uint32_t nm## _status_reg_read(void) \
|
---|
| 72 | { \
|
---|
| 73 | uint32_t retval; \
|
---|
| 74 | \
|
---|
| 75 | asm volatile ( \
|
---|
| 76 | "mrs %[retval], " #reg \
|
---|
| 77 | : [retval] "=r" (retval) \
|
---|
| 78 | ); \
|
---|
| 79 | \
|
---|
| 80 | return retval; \
|
---|
| 81 | }
|
---|
| 82 |
|
---|
| 83 | #define GEN_STATUS_WRITE(nm, reg, fieldname, field) \
|
---|
| 84 | static inline void nm## _status_reg_ ##fieldname## _write(uint32_t value) \
|
---|
| 85 | { \
|
---|
| 86 | asm volatile ( \
|
---|
| 87 | "msr " #reg "_" #field ", %[value]" \
|
---|
| 88 | :: [value] "r" (value) \
|
---|
| 89 | ); \
|
---|
| 90 | }
|
---|
| 91 |
|
---|
| 92 | /** Return the value of CPSR (Current Program Status Register). */
|
---|
| 93 | GEN_STATUS_READ(current, cpsr);
|
---|
| 94 |
|
---|
| 95 | /** Set control bits of CPSR. */
|
---|
[6b781c0] | 96 | GEN_STATUS_WRITE(current, cpsr, control, c);
|
---|
| 97 |
|
---|
[c0699467] | 98 | /** Return the value of SPSR (Saved Program Status Register). */
|
---|
| 99 | GEN_STATUS_READ(saved, spsr);
|
---|
[6b781c0] | 100 |
|
---|
| 101 | #endif
|
---|
| 102 |
|
---|
| 103 | /** @}
|
---|
| 104 | */
|
---|