Changeset eb928c4 in mainline for uspace/drv/bus/usb/xhci/debug.c
- Timestamp:
- 2018-01-08T00:07:00Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 1102eca
- Parents:
- ecbad17
- git-author:
- Ondřej Hlavatý <aearsis@…> (2018-01-08 00:05:39)
- git-committer:
- Ondřej Hlavatý <aearsis@…> (2018-01-08 00:07:00)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/usb/xhci/debug.c
recbad17 reb928c4 31 31 */ 32 32 /** @file 33 * Memory-mapped register structuresof the xHC.33 * Various functions to examine current state of the xHC. 34 34 */ 35 35 … … 100 100 } 101 101 102 /** 103 * Dumps registers of one port. 104 */ 102 105 void xhci_dump_port(const xhci_port_regs_t *port) 103 106 { … … 126 129 } 127 130 131 /** 132 * Dumps all registers that define state of the HC. 133 */ 128 134 void xhci_dump_state(const xhci_hc_t *hc) 129 135 { … … 173 179 } 174 180 181 /** 182 * Dump registers of all ports. 183 */ 175 184 void xhci_dump_ports(const xhci_hc_t *hc) 176 185 { … … 221 230 }; 222 231 232 /** 233 * Stringify XHCI_TRB_TYPE_*. 234 */ 223 235 const char *xhci_trb_str_type(unsigned type) 224 236 { … … 232 244 } 233 245 246 /** 247 * Dump a TRB. 248 */ 234 249 void xhci_dump_trb(const xhci_trb_t *trb) 235 250 { … … 252 267 }; 253 268 269 /** 270 * Dump Extended Capability ID. 271 */ 254 272 const char *xhci_ec_str_id(unsigned id) 255 273 { … … 263 281 } 264 282 283 /** 284 * Dump Protocol Speed ID. 285 */ 265 286 static void xhci_dump_psi(const xhci_psi_t *psi) 266 287 { … … 276 297 } 277 298 299 /** 300 * Dump given Extended Capability. 301 */ 278 302 void xhci_dump_extcap(const xhci_extcap_t *ec) 279 303 {
Note:
See TracChangeset
for help on using the changeset viewer.