Changeset e2ea4ab1 in mainline for kernel/arch/ia32/src/smp/mps.c
- Timestamp:
- 2010-07-02T14:22:35Z (15 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 09b859c
- Parents:
- 4d1be48 (diff), e3ee9b9 (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia32/src/smp/mps.c
r4d1be48 re2ea4ab1 72 72 static size_t l_intr_entry_cnt = 0; 73 73 74 static uint8_t get_cpu_apic_id(size_t i)74 static uint8_t mps_cpu_apic_id(size_t i) 75 75 { 76 76 ASSERT(i < processor_entry_cnt); … … 79 79 } 80 80 81 static bool is_cpu_enabled(size_t i)81 static bool mps_cpu_enabled(size_t i) 82 82 { 83 83 ASSERT(i < processor_entry_cnt); … … 85 85 /* 86 86 * FIXME: The current local APIC driver limits usable 87 * APICIDs to 8.87 * CPU IDs to 8. 88 88 * 89 89 */ 90 if ( get_cpu_apic_id(i)> 7)90 if (i > 7) 91 91 return false; 92 92 … … 94 94 } 95 95 96 static bool is_bsp(size_t i)96 static bool mps_cpu_bootstrap(size_t i) 97 97 { 98 98 ASSERT(i < processor_entry_cnt); … … 118 118 */ 119 119 struct smp_config_operations mps_config_operations = { 120 .cpu_enabled = is_cpu_enabled,121 .cpu_bootstrap = is_bsp,122 .cpu_apic_id = get_cpu_apic_id,120 .cpu_enabled = mps_cpu_enabled, 121 .cpu_bootstrap = mps_cpu_bootstrap, 122 .cpu_apic_id = mps_cpu_apic_id, 123 123 .irq_to_pin = mps_irq_to_pin 124 124 };
Note:
See TracChangeset
for help on using the changeset viewer.