Changeset 7c3fb9b in mainline for kernel/arch/mips32/src/exception.c
- Timestamp:
- 2018-05-17T08:29:01Z (7 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 6ff23ff
- Parents:
- fac0ac7
- git-author:
- Jiri Svoboda <jiri@…> (2018-05-16 17:28:17)
- git-committer:
- Jiri Svoboda <jiri@…> (2018-05-17 08:29:01)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/mips32/src/exception.c
rfac0ac7 r7c3fb9b 132 132 debugger_bpoint(istate); 133 133 #else 134 /* it is necessary to not re-execute BREAK instruction after 135 returning from Exception handler 136 (see page 138 in R4000 Manual for more information) */ 134 /* 135 * It is necessary to not re-execute BREAK instruction after 136 * returning from Exception handler 137 * (see page 138 in R4000 Manual for more information) 138 */ 137 139 istate->epc += 4; 138 140 #endif
Note:
See TracChangeset
for help on using the changeset viewer.