Changeset 24241cf in mainline for arch/mips/include/cp0.h


Ignore:
Timestamp:
2005-09-10T17:30:56Z (20 years ago)
Author:
Ondrej Palkovsky <ondrap@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
a1493d9
Parents:
9060bd1
Message:

Basic changes to boot it on SGI Indy.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • arch/mips/include/cp0.h

    r9060bd1 r24241cf  
    3939#define cp0_status_fpu_bit              (1<<29)
    4040
    41 #define cp0_status_im7_shift            15
     41#define cp0_status_im_shift             8
     42#define cp0_status_im_mask              0xff00
     43
    4244/*
    4345 * Magic value for use in msim.
     
    6466}
    6567
     68#define cp0_mask_all_int() cp0_status_write(cp0_status_read() & ~(cp0_status_im_mask))
     69#define cp0_unmask_all_int() cp0_status_write(cp0_status_read() | cp0_status_im_mask)
     70#define cp0_mask_int(it) cp0_status_write(cp0_status_read() & ~(1<<(cp0_status_im_shift+(it))))
     71#define cp0_unmask_int(it) cp0_status_write(cp0_status_read() | (1<<(cp0_status_im_shift+(it))))
    6672
    6773
Note: See TracChangeset for help on using the changeset viewer.