Changeset 22f7769 in mainline for arch/mips32/src/mm/tlb.c
- Timestamp:
- 2005-10-17T23:31:41Z (20 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 4b2c872d
- Parents:
- 75eacab
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/mips32/src/mm/tlb.c
r75eacab r22f7769 316 316 { 317 317 entry_hi_t hi; 318 pri_t pri;318 ipl_t ipl; 319 319 int i; 320 320 321 321 ASSERT(asid != ASID_INVALID); 322 322 323 pri = cpu_priority_high();323 ipl = interrupts_disable(); 324 324 325 325 for (i = 0; i < TLB_SIZE; i++) { … … 337 337 } 338 338 339 cpu_priority_restore(pri);339 interrupts_restore(ipl); 340 340 } 341 341
Note:
See TracChangeset
for help on using the changeset viewer.