Changeset 1a5eca4 in mainline for kernel/arch/amd64/src/amd64.c
- Timestamp:
- 2016-04-27T19:36:56Z (9 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- af9dd1e
- Parents:
- d6f9fff
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/amd64/src/amd64.c
rd6f9fff r1a5eca4 56 56 #include <genarch/multiboot/multiboot.h> 57 57 #include <genarch/multiboot/multiboot2.h> 58 #include <arch/pm.h> 59 #include <arch/vreg.h> 60 #include <arch/kseg.h> 58 61 59 62 #ifdef CONFIG_SMP … … 139 142 void arch_post_mm_init(void) 140 143 { 144 vreg_init(); 145 kseg_init(); 146 141 147 if (config.cpu_active == 1) { 142 148 /* Initialize IRQ routing */ … … 272 278 sysarg_t sys_tls_set(uintptr_t addr) 273 279 { 274 THREAD->arch.tls = addr;275 write_msr(AMD_MSR_FS, addr);276 277 280 return EOK; 278 281 }
Note:
See TracChangeset
for help on using the changeset viewer.