Changeset 8cf4823 in mainline for kernel/arch/arm32/src/exception.c


Ignore:
Timestamp:
2012-09-06T12:03:14Z (12 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
2d884ab, 70253688, cc250b3
Parents:
c9717e3
Message:

arm32: Fix high vector bit control register location.

ARM920T (gta02) TRM A2.3.5 (PDF p. 36) and ARM926EJ-S (icp) 2.3.2 (PDF p. 42)
confirm this as the correct location.

Fixes integrator cp on qemu 1.2.0 and linaro qemu.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/arm32/src/exception.c

    rc9717e3 r8cf4823  
    123123       
    124124        asm volatile (
    125                 "mrc p15, 0, %[control_reg], c1, c1"
     125                "mrc p15, 0, %[control_reg], c1, c0"
    126126                : [control_reg] "=r" (control_reg)
    127127        );
     
    131131       
    132132        asm volatile (
    133                 "mcr p15, 0, %[control_reg], c1, c1"
     133                "mcr p15, 0, %[control_reg], c1, c0"
    134134                :: [control_reg] "r" (control_reg)
    135135        );
Note: See TracChangeset for help on using the changeset viewer.