Changeset f76fed4 in mainline for arch/ia32


Ignore:
Timestamp:
2006-03-03T00:20:31Z (20 years ago)
Author:
Ondrej Palkovsky <ondrap@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
09c18f78
Parents:
ddcf365
Message:

Added lazy fpu context allocation.

  • threads that don't use fpu, don't get allocated fpu context
  • fpu context alignment on AMD64 nicely disappeared
Location:
arch/ia32
Files:
2 edited

Legend:

Unmodified
Added
Removed

  • arch/ia32/include/fpu_context.h

    rddcf365 rf76fed4  
    3232#include <arch/types.h>
    3333
     34#define ARCH_HAS_FPU
     35#define FPU_CONTEXT_ALIGN 16
     36
    3437struct fpu_context {
    3538        /* TODO: We need malloc that aligns structures on 16-byte boundary */
    36         __u8 fpu[512+16];               /* FXSAVE & FXRSTOR storage area */
     39        __u8 fpu[512];          /* FXSAVE & FXRSTOR storage area */
    3740};
    3841

  • arch/ia32/src/fpu_context.c

    rddcf365 rf76fed4  
    4949}
    5050
    51 void fpu_init(fpu_context_t *fctx)
     51void fpu_init()
    5252{
    5353        __asm__ volatile (
Note: See TracChangeset for help on using the changeset viewer.