Context Navigation

r7acd787	rc477c80
76	76	/** Invalidate single entry in TLB
77	77	*
78		* @param page Virtual adress of the page
	78	* @param page Virtual address of the page
79	79	*/
80	80	static inline void invalidate_page(uintptr_t page)

kernel/arch/ppc32/include/arch/istate_struct.h

r7acd787	rc477c80
86	86	/* imitation of frame pointer linkage */
87	87	uint32_t sp_frame;
88		/* imitation of return adress linkage */
	88	/* imitation of return address linkage */
89	89	uint32_t lr_frame;
90	90	uint32_t r0;

r7acd787	rc477c80
194	194	}
195	195
196		/** Destroy adress space.
	196	/** Destroy address space.
197	197	*
198	198	* When there are no tasks referencing this address space (i.e. its refcount is
…	…
1347	1347	}
1348	1348
1349		/** Change adress space area flags.
	1349	/** Change address space area flags.
1350	1350	*
1351	1351	* The idea is to have the same data, but with a different access mode.
…	…
2150	2150	}
2151	2151
2152		/** Get list of adress space areas.
	2152	/** Get list of address space areas.
2153	2153	*
2154	2154	* @param as Address space.

-              r7acd787
+              rc477c80
          * covered by the kernel identity mapping, which guarantees not to
          * nest TLB-misses infinitely (either via some hardware mechanism or
          * by the construciton of the assembly-language part of the TLB-miss
+         * by the construction of the assembly-language part of the TLB-miss
          * handler).
+         *
          * This restriction can be lifted once each architecture provides
          * a similar guarantee, for example by locking the kernel stack
+         * a similar guarantee, for example, by locking the kernel stack
          * in the TLB whenever it is allocated from the high-memory and the
          * thread is being scheduled to run.

Note: See TracChangeset for help on using the changeset viewer.