Changeset ad7a6c9 in mainline for kernel/arch/mips32/src/mm/tlb.c
- Timestamp:
- 2011-03-30T13:10:24Z (15 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 4ae90f9
- Parents:
- 6e50466 (diff), d6b81941 (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)links above to see all the changes relative to each parent. - File:
-
- 1 edited
-
kernel/arch/mips32/src/mm/tlb.c (modified) (1 diff)
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/mips32/src/mm/tlb.c
r6e50466 rad7a6c9 557 557 entry_hi_t hi, hi_save; 558 558 tlb_index_t index; 559 560 ASSERT(asid != ASID_INVALID); 559 560 if (asid == ASID_INVALID) 561 return; 561 562 562 563 hi_save.value = cp0_entry_hi_read();
Note:
See TracChangeset
for help on using the changeset viewer.
