Changeset 8df5f20 in mainline for kernel/arch/ia64
- Timestamp:
- 2019-02-11T14:56:26Z (6 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 4805495
- Parents:
- 391996b
- git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2019-02-01 23:26:21)
- git-committer:
- Jiří Zárevúcky <zarevucky.jiri@…> (2019-02-11 14:56:26)
- Location:
- kernel/arch/ia64/include/arch
- Files:
-
- 5 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia64/include/arch/asm.h
r391996b r8df5f20 45 45 46 46 /** Map the I/O port address to a legacy I/O address. */ 47 NO_TRACE static inline uintptr_t p2a(volatile void *p)47 _NO_TRACE static inline uintptr_t p2a(volatile void *p) 48 48 { 49 49 uintptr_t prt = (uintptr_t) p; … … 52 52 } 53 53 54 NO_TRACE static inline void pio_write_8(ioport8_t *port, uint8_t v)54 _NO_TRACE static inline void pio_write_8(ioport8_t *port, uint8_t v) 55 55 { 56 56 if (port < (ioport8_t *) IO_SPACE_BOUNDARY) … … 66 66 } 67 67 68 NO_TRACE static inline void pio_write_16(ioport16_t *port, uint16_t v)68 _NO_TRACE static inline void pio_write_16(ioport16_t *port, uint16_t v) 69 69 { 70 70 if (port < (ioport16_t *) IO_SPACE_BOUNDARY) … … 80 80 } 81 81 82 NO_TRACE static inline void pio_write_32(ioport32_t *port, uint32_t v)82 _NO_TRACE static inline void pio_write_32(ioport32_t *port, uint32_t v) 83 83 { 84 84 if (port < (ioport32_t *) IO_SPACE_BOUNDARY) … … 94 94 } 95 95 96 NO_TRACE static inline uint8_t pio_read_8(ioport8_t *port)96 _NO_TRACE static inline uint8_t pio_read_8(ioport8_t *port) 97 97 { 98 98 uint8_t v; … … 116 116 } 117 117 118 NO_TRACE static inline uint16_t pio_read_16(ioport16_t *port)118 _NO_TRACE static inline uint16_t pio_read_16(ioport16_t *port) 119 119 { 120 120 uint16_t v; … … 138 138 } 139 139 140 NO_TRACE static inline uint32_t pio_read_32(ioport32_t *port)140 _NO_TRACE static inline uint32_t pio_read_32(ioport32_t *port) 141 141 { 142 142 uint32_t v; … … 166 166 * The memory stack must start on page boundary. 167 167 */ 168 NO_TRACE static inline uintptr_t get_stack_base(void)168 _NO_TRACE static inline uintptr_t get_stack_base(void) 169 169 { 170 170 uint64_t value; … … 183 183 * 184 184 */ 185 NO_TRACE static inline uint64_t psr_read(void)185 _NO_TRACE static inline uint64_t psr_read(void) 186 186 { 187 187 uint64_t v; … … 200 200 * 201 201 */ 202 NO_TRACE static inline uint64_t iva_read(void)202 _NO_TRACE static inline uint64_t iva_read(void) 203 203 { 204 204 uint64_t v; … … 217 217 * 218 218 */ 219 NO_TRACE static inline void iva_write(uint64_t v)219 _NO_TRACE static inline void iva_write(uint64_t v) 220 220 { 221 221 asm volatile ( … … 231 231 * 232 232 */ 233 NO_TRACE static inline uint64_t ivr_read(void)233 _NO_TRACE static inline uint64_t ivr_read(void) 234 234 { 235 235 uint64_t v; … … 243 243 } 244 244 245 NO_TRACE static inline uint64_t cr64_read(void)245 _NO_TRACE static inline uint64_t cr64_read(void) 246 246 { 247 247 uint64_t v; … … 260 260 * 261 261 */ 262 NO_TRACE static inline void itc_write(uint64_t v)262 _NO_TRACE static inline void itc_write(uint64_t v) 263 263 { 264 264 asm volatile ( … … 273 273 * 274 274 */ 275 NO_TRACE static inline uint64_t itc_read(void)275 _NO_TRACE static inline uint64_t itc_read(void) 276 276 { 277 277 uint64_t v; … … 290 290 * 291 291 */ 292 NO_TRACE static inline void itm_write(uint64_t v)292 _NO_TRACE static inline void itm_write(uint64_t v) 293 293 { 294 294 asm volatile ( … … 303 303 * 304 304 */ 305 NO_TRACE static inline uint64_t itm_read(void)305 _NO_TRACE static inline uint64_t itm_read(void) 306 306 { 307 307 uint64_t v; … … 320 320 * 321 321 */ 322 NO_TRACE static inline uint64_t itv_read(void)322 _NO_TRACE static inline uint64_t itv_read(void) 323 323 { 324 324 uint64_t v; … … 337 337 * 338 338 */ 339 NO_TRACE static inline void itv_write(uint64_t v)339 _NO_TRACE static inline void itv_write(uint64_t v) 340 340 { 341 341 asm volatile ( … … 350 350 * 351 351 */ 352 NO_TRACE static inline void eoi_write(uint64_t v)352 _NO_TRACE static inline void eoi_write(uint64_t v) 353 353 { 354 354 asm volatile ( … … 363 363 * 364 364 */ 365 NO_TRACE static inline uint64_t tpr_read(void)365 _NO_TRACE static inline uint64_t tpr_read(void) 366 366 { 367 367 uint64_t v; … … 380 380 * 381 381 */ 382 NO_TRACE static inline void tpr_write(uint64_t v)382 _NO_TRACE static inline void tpr_write(uint64_t v) 383 383 { 384 384 asm volatile ( … … 396 396 * 397 397 */ 398 NO_TRACE static ipl_t interrupts_disable(void)398 _NO_TRACE static ipl_t interrupts_disable(void) 399 399 { 400 400 uint64_t v; … … 418 418 * 419 419 */ 420 NO_TRACE static ipl_t interrupts_enable(void)420 _NO_TRACE static ipl_t interrupts_enable(void) 421 421 { 422 422 uint64_t v; … … 441 441 * 442 442 */ 443 NO_TRACE static inline void interrupts_restore(ipl_t ipl)443 _NO_TRACE static inline void interrupts_restore(ipl_t ipl) 444 444 { 445 445 if (ipl & PSR_I_MASK) … … 454 454 * 455 455 */ 456 NO_TRACE static inline ipl_t interrupts_read(void)456 _NO_TRACE static inline ipl_t interrupts_read(void) 457 457 { 458 458 return (ipl_t) psr_read(); … … 464 464 * 465 465 */ 466 NO_TRACE static inline bool interrupts_disabled(void)466 _NO_TRACE static inline bool interrupts_disabled(void) 467 467 { 468 468 return !(psr_read() & PSR_I_MASK); … … 470 470 471 471 /** Disable protection key checking. */ 472 NO_TRACE static inline void pk_disable(void)472 _NO_TRACE static inline void pk_disable(void) 473 473 { 474 474 asm volatile ( -
kernel/arch/ia64/include/arch/cpu.h
r391996b r8df5f20 64 64 * 65 65 */ 66 NO_TRACE static inline uint64_t cpuid_read(int n)66 _NO_TRACE static inline uint64_t cpuid_read(int n) 67 67 { 68 68 uint64_t v; … … 77 77 } 78 78 79 NO_TRACE static inline int ia64_get_cpu_id(void)79 _NO_TRACE static inline int ia64_get_cpu_id(void) 80 80 { 81 81 uint64_t cr64 = cr64_read(); … … 83 83 } 84 84 85 NO_TRACE static inline int ia64_get_cpu_eid(void)85 _NO_TRACE static inline int ia64_get_cpu_eid(void) 86 86 { 87 87 uint64_t cr64 = cr64_read(); … … 89 89 } 90 90 91 NO_TRACE static inline void ipi_send_ipi(int id, int eid, int intno)91 _NO_TRACE static inline void ipi_send_ipi(int id, int eid, int intno) 92 92 { 93 93 (bootinfo->sapic)[2 * (id * 256 + eid)] = intno; -
kernel/arch/ia64/include/arch/cycle.h
r391996b r8df5f20 38 38 #include <trace.h> 39 39 40 NO_TRACE static inline uint64_t get_cycle(void)40 _NO_TRACE static inline uint64_t get_cycle(void) 41 41 { 42 42 return 0; -
kernel/arch/ia64/include/arch/istate.h
r391996b r8df5f20 50 50 #endif /* KERNEL */ 51 51 52 NO_TRACE static inline void istate_set_retaddr(istate_t *istate,52 _NO_TRACE static inline void istate_set_retaddr(istate_t *istate, 53 53 uintptr_t retaddr) 54 54 { … … 57 57 } 58 58 59 NO_TRACE static inline uintptr_t istate_get_pc(istate_t *istate)59 _NO_TRACE static inline uintptr_t istate_get_pc(istate_t *istate) 60 60 { 61 61 return istate->cr_iip; 62 62 } 63 63 64 NO_TRACE static inline uintptr_t istate_get_fp(istate_t *istate)64 _NO_TRACE static inline uintptr_t istate_get_fp(istate_t *istate) 65 65 { 66 66 /* FIXME */ … … 69 69 } 70 70 71 NO_TRACE static inline int istate_from_uspace(istate_t *istate)71 _NO_TRACE static inline int istate_from_uspace(istate_t *istate) 72 72 { 73 73 return (istate->cr_iip) < 0xe000000000000000ULL; -
kernel/arch/ia64/include/arch/mm/page.h
r391996b r8df5f20 191 191 * @return Address of the head of VHPT collision chain. 192 192 */ 193 NO_TRACE static inline uint64_t thash(uint64_t va)193 _NO_TRACE static inline uint64_t thash(uint64_t va) 194 194 { 195 195 uint64_t ret; … … 213 213 * @return The unique tag for VPN and RID in the collision chain returned by thash(). 214 214 */ 215 NO_TRACE static inline uint64_t ttag(uint64_t va)215 _NO_TRACE static inline uint64_t ttag(uint64_t va) 216 216 { 217 217 uint64_t ret; … … 232 232 * @return Current contents of rr[i]. 233 233 */ 234 NO_TRACE static inline uint64_t rr_read(size_t i)234 _NO_TRACE static inline uint64_t rr_read(size_t i) 235 235 { 236 236 uint64_t ret; … … 252 252 * @param v Value to be written to rr[i]. 253 253 */ 254 NO_TRACE static inline void rr_write(size_t i, uint64_t v)254 _NO_TRACE static inline void rr_write(size_t i, uint64_t v) 255 255 { 256 256 assert(i < REGION_REGISTERS); … … 267 267 * @return Current value stored in PTA. 268 268 */ 269 NO_TRACE static inline uint64_t pta_read(void)269 _NO_TRACE static inline uint64_t pta_read(void) 270 270 { 271 271 uint64_t ret; … … 283 283 * @param v New value to be stored in PTA. 284 284 */ 285 NO_TRACE static inline void pta_write(uint64_t v)285 _NO_TRACE static inline void pta_write(uint64_t v) 286 286 { 287 287 asm volatile (
Note:
See TracChangeset
for help on using the changeset viewer.