Changeset 7cb53f62 in mainline for arch/sparc64/src/trap/exception.c
- Timestamp:
- 2006-02-26T12:02:25Z (19 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 4767721
- Parents:
- 7a255e69
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
arch/sparc64/src/trap/exception.c
r7a255e69 r7cb53f62 28 28 29 29 #include <arch/trap/exception.h> 30 #include <arch/asm.h> 30 31 #include <debug.h> 31 32 … … 41 42 panic("Memory Address Not Aligned\n"); 42 43 } 44 45 /** Handle mem_address_not_aligned. */ 46 void do_illegal_instruction(void) 47 { 48 panic("Illegal Instruction: %P\n", tpc_read()); 49 }
Note:
See TracChangeset
for help on using the changeset viewer.